Go to the source code of this file.
◆ ESP32_DPORT_APPCPU_CLKGATE_EN
#define ESP32_DPORT_APPCPU_CLKGATE_EN BIT(0) |
◆ ESP32_DPORT_APPCPU_CTRL_B_REG
◆ ESP32_DR_REG_DPORT_BASE
◆ ESP32_DR_REG_HIGH
#define ESP32_DR_REG_HIGH 0x3ff71000 |
◆ ESP32_DR_REG_LOW
#define ESP32_DR_REG_LOW 0x3ff00000 |
◆ ESP32_DRAM_HIGH
#define ESP32_DRAM_HIGH 0x40000000 |
◆ ESP32_DRAM_LOW
#define ESP32_DRAM_LOW 0x3ffae000 |
◆ ESP32_EXTRAM_DATA_HIGH
#define ESP32_EXTRAM_DATA_HIGH 0x3fc00000 |
◆ ESP32_EXTRAM_DATA_LOW
#define ESP32_EXTRAM_DATA_LOW 0x3f800000 |
◆ ESP32_IRAM_HIGH
#define ESP32_IRAM_HIGH 0x400a0000 |
◆ ESP32_IRAM_LOW
#define ESP32_IRAM_LOW 0x40070000 |
◆ ESP32_IROM_MASK_HIGH
#define ESP32_IROM_MASK_HIGH 0x40064f00 |
◆ ESP32_IROM_MASK_LOW
#define ESP32_IROM_MASK_LOW 0x40000000 |
◆ ESP32_RTC_CNTL_SW_CPU_STALL_DEF
#define ESP32_RTC_CNTL_SW_CPU_STALL_DEF 0x0 |
◆ ESP32_RTC_CNTL_SW_CPU_STALL_REG
◆ ESP32_RTC_DATA_HIGH
#define ESP32_RTC_DATA_HIGH 0x50002000 |
◆ ESP32_RTC_DATA_LOW
#define ESP32_RTC_DATA_LOW 0x50000000 |
◆ ESP32_RTC_DRAM_HIGH
#define ESP32_RTC_DRAM_HIGH 0x3ff82000 |
◆ ESP32_RTC_DRAM_LOW
#define ESP32_RTC_DRAM_LOW 0x3ff80000 |
◆ ESP32_RTC_IRAM_HIGH
#define ESP32_RTC_IRAM_HIGH 0x400c2000 |
◆ ESP32_RTC_IRAM_LOW
#define ESP32_RTC_IRAM_LOW 0x400c0000 |
◆ ESP32_RTC_SLOW_MEM_BASE
◆ ESP32_RTCCNTL_BASE
#define ESP32_RTCCNTL_BASE 0x3ff48000 |
◆ ESP32_RTCWDT_CFG
◆ ESP32_RTCWDT_CFG_OFF
#define ESP32_RTCWDT_CFG_OFF 0x8C |
◆ ESP32_RTCWDT_PROTECT
◆ ESP32_RTCWDT_PROTECT_OFF
#define ESP32_RTCWDT_PROTECT_OFF 0xA4 |
◆ ESP32_SYS_RAM_HIGH
◆ ESP32_SYS_RAM_LOW
#define ESP32_SYS_RAM_LOW 0x60000000UL |
◆ ESP32_TIMG0_BASE
#define ESP32_TIMG0_BASE 0x3ff5f000 |
◆ ESP32_TIMG0WDT_CFG0
◆ ESP32_TIMG0WDT_PROTECT
◆ ESP32_TIMG1_BASE
#define ESP32_TIMG1_BASE 0x3ff60000 |
◆ ESP32_TIMG1WDT_CFG0
◆ ESP32_TIMG1WDT_PROTECT
◆ ESP32_TIMGWDT_CFG0_OFF
#define ESP32_TIMGWDT_CFG0_OFF 0x48 |
◆ ESP32_TIMGWDT_PROTECT_OFF
#define ESP32_TIMGWDT_PROTECT_OFF 0x64 |
◆ ESP32_TRACEMEM_BLOCK_SZ
#define ESP32_TRACEMEM_BLOCK_SZ 0x4000 |
◆ ESP32_WDT_WKEY_VALUE
#define ESP32_WDT_WKEY_VALUE 0x50d83aa1 |
◆ esp32_flash_bootstrap
Enumerator |
---|
FBS_DONTCARE | |
FBS_TMSLOW | |
FBS_TMSHIGH | |
Definition at line 74 of file esp32.c.
◆ COMMAND_HANDLER()
COMMAND_HANDLER |
( |
esp32_cmd_flashbootstrap |
| ) |
|
◆ COMMAND_HELPER()
static COMMAND_HELPER |
( |
esp32_cmd_flashbootstrap_do |
, |
|
|
struct esp32_common * |
esp32 |
|
) |
| |
|
static |
Definition at line 368 of file esp32.c.
References CMD, CMD_ARGC, CMD_ARGV, command_print(), ERROR_FAIL, ERROR_OK, FBS_DONTCARE, FBS_TMSHIGH, FBS_TMSLOW, esp32_common::flash_bootstrap, and state.
◆ esp32_arch_state()
static int esp32_arch_state |
( |
struct target * |
target | ) |
|
|
static |
◆ esp32_disable_wdts()
static int esp32_disable_wdts |
( |
struct target * |
target | ) |
|
|
static |
◆ esp32_on_halt()
static int esp32_on_halt |
( |
struct target * |
target | ) |
|
|
static |
◆ esp32_queue_tdi_idle()
static void esp32_queue_tdi_idle |
( |
struct target * |
target | ) |
|
|
static |
◆ esp32_soc_reset()
static int esp32_soc_reset |
( |
struct target * |
target | ) |
|
|
static |
Definition at line 108 of file esp32.c.
References alive_sleep(), xtensa::dbg_mod, ERROR_OK, ERROR_TARGET_TIMEOUT, esp32_reset_stub_code, ESP32_RTC_CNTL_SW_CPU_STALL_DEF, ESP32_RTC_CNTL_SW_CPU_STALL_REG, ESP32_RTC_SLOW_MEM_BASE, foreach_smp_target, LOG_DEBUG, LOG_ERROR, LOG_TARGET_DEBUG, LOG_TARGET_ERROR, target::reset_halt, target::smp, target::smp_targets, target::state, xtensa::suppress_dsr_errors, target_list::target, TARGET_HALTED, target_read_buffer(), TARGET_RESET, TARGET_RUNNING, target_to_xtensa(), target_wait_state(), target_write_buffer(), target_write_u32(), timeval_ms(), xtensa_assert_reset(), xtensa_deassert_reset(), xtensa_dm_core_is_stalled(), xtensa_halt(), xtensa_poll(), and xtensa_resume().
◆ esp32_target_create()
static int esp32_target_create |
( |
struct target * |
target, |
|
|
Jim_Interp * |
interp |
|
) |
| |
|
static |
Definition at line 337 of file esp32.c.
References xtensa_debug_module_config::dbg_ops, DBG_REASON_NOTHALTED, target::debug_reason, ERROR_FAIL, ERROR_OK, esp32_chip_ops, esp32_dbg_ops, esp32_pwr_ops, esp32_queue_tdi_idle(), esp32_semihost_ops, esp32_common::esp_xtensa_smp, esp_xtensa_smp_init_arch_info(), FBS_DONTCARE, esp32_common::flash_bootstrap, LOG_ERROR, target::state, target::tap, and TARGET_RUNNING.
◆ esp32_target_init()
◆ esp32_virt2phys()
◆ target_to_esp32()
◆ esp32_any_command_handlers
Initial value:= {
{
.name = "flashbootstrap",
.handler = esp32_cmd_flashbootstrap,
.help =
"Set the idle state of the TMS pin, which at reset also is the voltage selector for the flash chip.",
.usage = "none|1.8|3.3|high|low",
},
}
#define COMMAND_REGISTRATION_DONE
Use this as the last entry in an array of command_registration records.
Definition at line 407 of file esp32.c.
◆ esp32_chip_ops
Initial value:= {
}
static int esp32_on_halt(struct target *target)
static int esp32_soc_reset(struct target *target)
Definition at line 312 of file esp32.c.
Referenced by esp32_target_create().
◆ esp32_command_handlers
Initial value:= {
{
},
{
.usage = "",
},
{
.usage = "",
},
{
.help = "ARM Command Group",
.usage = "",
},
}
static const struct command_registration esp32_any_command_handlers[]
const struct command_registration esp_xtensa_smp_command_handlers[]
const struct command_registration semihosting_common_handlers[]
const struct command_registration smp_command_handlers[]
Definition at line 407 of file esp32.c.
◆ esp32_dbg_ops
Initial value:= {
}
int xtensa_dm_queue_reg_read(struct xtensa_debug_module *dm, enum xtensa_dm_reg reg, uint8_t *value)
int xtensa_dm_queue_reg_write(struct xtensa_debug_module *dm, enum xtensa_dm_reg reg, uint32_t value)
int xtensa_dm_queue_enable(struct xtensa_debug_module *dm)
Definition at line 312 of file esp32.c.
Referenced by esp32_target_create().
◆ esp32_pwr_ops
Initial value:= {
}
int xtensa_dm_queue_pwr_reg_write(struct xtensa_debug_module *dm, enum xtensa_dm_pwr_reg reg, uint32_t data)
int xtensa_dm_queue_pwr_reg_read(struct xtensa_debug_module *dm, enum xtensa_dm_pwr_reg reg, uint8_t *data, uint32_t clear)
Definition at line 312 of file esp32.c.
Referenced by esp32_target_create().
◆ esp32_reset_stub_code
const uint8_t esp32_reset_stub_code[] |
|
static |
◆ esp32_semihost_ops
◆ esp32_target
Holds methods for Xtensa targets.
Definition at line 407 of file esp32.c.