14 #ifndef OPENOCD_TARGET_CORTEX_M_H
15 #define OPENOCD_TARGET_CORTEX_M_H
20 #define CORTEX_M_COMMON_MAGIC 0x1A451A45U
22 #define SYSTEM_CONTROL_BASE 0x400FE000
24 #define ITM_TER0 0xE0000E00
25 #define ITM_TPR 0xE0000E40
26 #define ITM_TCR 0xE0000E80
27 #define ITM_TCR_ITMENA_BIT BIT(0)
28 #define ITM_TCR_BUSY_BIT BIT(23)
29 #define ITM_LAR 0xE0000FB0
30 #define ITM_LAR_KEY 0xC5ACCE55
32 #define CPUID 0xE000ED00
34 #define ARM_CPUID_PARTNO_POS 4
35 #define ARM_CPUID_PARTNO_MASK (0xFFF << ARM_CPUID_PARTNO_POS)
53 #define CORTEX_M_F_HAS_FPV4 BIT(0)
54 #define CORTEX_M_F_HAS_FPV5 BIT(1)
55 #define CORTEX_M_F_TAR_AUTOINCR_BLOCK_4K BIT(2)
65 #define DCB_DHCSR 0xE000EDF0
66 #define DCB_DCRSR 0xE000EDF4
67 #define DCB_DCRDR 0xE000EDF8
68 #define DCB_DEMCR 0xE000EDFC
69 #define DCB_DSCSR 0xE000EE08
71 #define DAUTHSTATUS 0xE000EFB8
72 #define DAUTHSTATUS_SID_MASK 0x00000030
74 #define DCRSR_WNR BIT(16)
76 #define DWT_CTRL 0xE0001000
77 #define DWT_CYCCNT 0xE0001004
78 #define DWT_PCSR 0xE000101C
79 #define DWT_COMP0 0xE0001020
80 #define DWT_MASK0 0xE0001024
81 #define DWT_FUNCTION0 0xE0001028
82 #define DWT_DEVARCH 0xE0001FBC
84 #define DWT_DEVARCH_ARMV8M 0x101A02
86 #define FP_CTRL 0xE0002000
87 #define FP_REMAP 0xE0002004
88 #define FP_COMP0 0xE0002008
89 #define FP_COMP1 0xE000200C
90 #define FP_COMP2 0xE0002010
91 #define FP_COMP3 0xE0002014
92 #define FP_COMP4 0xE0002018
93 #define FP_COMP5 0xE000201C
94 #define FP_COMP6 0xE0002020
95 #define FP_COMP7 0xE0002024
97 #define FPU_CPACR 0xE000ED88
98 #define FPU_FPCCR 0xE000EF34
99 #define FPU_FPCAR 0xE000EF38
100 #define FPU_FPDSCR 0xE000EF3C
102 #define TPIU_SSPSR 0xE0040000
103 #define TPIU_CSPSR 0xE0040004
104 #define TPIU_ACPR 0xE0040010
105 #define TPIU_SPPR 0xE00400F0
106 #define TPIU_FFSR 0xE0040300
107 #define TPIU_FFCR 0xE0040304
108 #define TPIU_FSCR 0xE0040308
111 #define TPIU_ACPR_MAX_SWOSCALER 0x1fff
114 #define DBGKEY (0xA05Ful << 16)
115 #define C_DEBUGEN BIT(0)
116 #define C_HALT BIT(1)
117 #define C_STEP BIT(2)
118 #define C_MASKINTS BIT(3)
119 #define S_REGRDY BIT(16)
120 #define S_HALT BIT(17)
121 #define S_SLEEP BIT(18)
122 #define S_LOCKUP BIT(19)
123 #define S_RETIRE_ST BIT(24)
124 #define S_RESET_ST BIT(25)
127 #define TRCENA BIT(24)
128 #define VC_HARDERR BIT(10)
129 #define VC_INTERR BIT(9)
130 #define VC_BUSERR BIT(8)
131 #define VC_STATERR BIT(7)
132 #define VC_CHKERR BIT(6)
133 #define VC_NOCPERR BIT(5)
134 #define VC_MMERR BIT(4)
135 #define VC_CORERESET BIT(0)
138 #define DSCSR_CDS BIT(16)
141 #define NVIC_ICTR 0xE000E004
142 #define NVIC_ISE0 0xE000E100
143 #define NVIC_ICSR 0xE000ED04
144 #define NVIC_AIRCR 0xE000ED0C
145 #define NVIC_SHCSR 0xE000ED24
146 #define NVIC_CFSR 0xE000ED28
147 #define NVIC_MMFSRB 0xE000ED28
148 #define NVIC_BFSRB 0xE000ED29
149 #define NVIC_USFSRH 0xE000ED2A
150 #define NVIC_HFSR 0xE000ED2C
151 #define NVIC_DFSR 0xE000ED30
152 #define NVIC_MMFAR 0xE000ED34
153 #define NVIC_BFAR 0xE000ED38
154 #define NVIC_SFSR 0xE000EDE4
155 #define NVIC_SFAR 0xE000EDE8
158 #define AIRCR_VECTKEY (0x5FAul << 16)
159 #define AIRCR_SYSRESETREQ BIT(2)
160 #define AIRCR_VECTCLRACTIVE BIT(1)
161 #define AIRCR_VECTRESET BIT(0)
163 #define SHCSR_BUSFAULTENA BIT(17)
165 #define DFSR_HALTED 1
167 #define DFSR_DWTTRAP 4
168 #define DFSR_VCATCH 8
169 #define DFSR_EXTERNAL 16
172 #define FPCR_LITERAL 1
173 #define FPCR_REPLACE_REMAP (0ul << 30)
174 #define FPCR_REPLACE_BKPT_LOW (1ul << 30)
175 #define FPCR_REPLACE_BKPT_HIGH (2ul << 30)
176 #define FPCR_REPLACE_BKPT_BOTH (3ul << 30)
322 uint32_t max_num_samples, uint32_t *num_samples, uint32_t seconds);
arm_arch
ARM Architecture specifying the version and the profile.
static struct armv7m_common * target_to_armv7m_safe(struct target *target)
static bool is_cortex_m_or_hla(const struct cortex_m_common *cortex_m)
void cortex_m_enable_watchpoints(struct target *target)
static struct cortex_m_common * target_to_cortex_m_safe(struct target *target)
#define CORTEX_M_COMMON_MAGIC
@ CORTEX_M_PARTNO_INVALID
int cortex_m_add_watchpoint(struct target *target, struct watchpoint *watchpoint)
static bool is_cortex_m_with_dap_access(const struct cortex_m_common *cortex_m)
void cortex_m_enable_breakpoints(struct target *target)
int cortex_m_remove_breakpoint(struct target *target, struct breakpoint *breakpoint)
int cortex_m_examine(struct target *target)
int cortex_m_remove_watchpoint(struct target *target, struct watchpoint *watchpoint)
int cortex_m_add_breakpoint(struct target *target, struct breakpoint *breakpoint)
static enum cortex_m_partno cortex_m_get_partno_safe(struct target *target)
static struct cortex_m_common * target_to_cm(struct target *target)
@ CORTEX_M_ISRMASK_STEPONLY
int cortex_m_set_breakpoint(struct target *target, struct breakpoint *breakpoint)
void cortex_m_deinit_target(struct target *target)
int cortex_m_unset_breakpoint(struct target *target, struct breakpoint *breakpoint)
int cortex_m_profiling(struct target *target, uint32_t *samples, uint32_t max_num_samples, uint32_t *num_samples, uint32_t seconds)
cortex_m_soft_reset_config
@ CORTEX_M_RESET_VECTRESET
@ CORTEX_M_RESET_SYSRESETREQ
const struct cortex_m_part_info * core_info
enum cortex_m_soft_reset_config soft_reset_config
struct armv7m_common armv7m
unsigned int dwt_comp_available
unsigned int dwt_num_comp
struct cortex_m_dwt_comparator * dwt_comparator_list
bool dcb_dhcsr_sticky_is_recent
struct cortex_m_fp_comparator * fp_comparator_list
struct reg_cache * dwt_cache
enum cortex_m_isrmasking_mode isrmasking_mode
unsigned int common_magic
uint32_t dcb_dhcsr_cumulated_sticky
uint32_t dwt_comparator_address
enum cortex_m_partno partno
#define container_of(ptr, type, member)
Cast a member of a structure out to the containing structure.