13 #ifndef OPENOCD_TARGET_MIPS32_PRACC_H
14 #define OPENOCD_TARGET_MIPS32_PRACC_H
19 #define MIPS32_PRACC_FASTDATA_AREA 0xFF200000
20 #define MIPS32_PRACC_FASTDATA_SIZE 16
21 #define MIPS32_PRACC_BASE_ADDR 0xFF200000
22 #define MIPS32_PRACC_TEXT 0xFF200200
23 #define MIPS32_PRACC_PARAM_OUT 0xFF202000
25 #define PRACC_UPPER_BASE_ADDR (MIPS32_PRACC_BASE_ADDR >> 16)
26 #define PRACC_MAX_CODE (MIPS32_PRACC_PARAM_OUT - MIPS32_PRACC_TEXT)
27 #define PRACC_MAX_INSTRUCTIONS (PRACC_MAX_CODE / 4)
28 #define PRACC_OUT_OFFSET (MIPS32_PRACC_PARAM_OUT - MIPS32_PRACC_BASE_ADDR)
30 #define MIPS32_FASTDATA_HANDLER_SIZE 0x80
31 #define UPPER16(addr) ((addr) >> 16)
32 #define LOWER16(addr) ((addr) & 0xFFFF)
33 #define NEG16(v) (((~(v)) + 1) & 0xFFFF)
34 #define SWAP16(v) ((LOWER16(v) << 16) | (UPPER16(v)))
37 #define PRACC_BLOCK 128
69 int write_t, uint32_t
addr,
int count, uint32_t *buf);
88 uint32_t *val, uint32_t cp0_reg, uint32_t cp0_sel);
104 uint32_t val, uint32_t cp0_reg, uint32_t cp0_sel);
119 uint32_t *val, uint32_t cp1_c_reg);
124 for (
int i = 0; i !=
count; i++)
void pracc_queue_free(struct pracc_queue_info *ctx)
int mips32_pracc_write_regs(struct mips32_common *mips32)
int mips32_pracc_write_mem(struct mips_ejtag *ejtag_info, uint32_t addr, int size, int count, const void *buf)
static void pracc_swap16_array(struct mips_ejtag *ejtag_info, uint32_t *buf, int count)
int mips32_pracc_fastdata_xfer(struct mips_ejtag *ejtag_info, struct working_area *source, int write_t, uint32_t addr, int count, uint32_t *buf)
int mips32_pracc_queue_exec(struct mips_ejtag *ejtag_info, struct pracc_queue_info *ctx, uint32_t *buf, bool check_last)
int mips32_pracc_read_regs(struct mips32_common *mips32)
void pracc_queue_init(struct pracc_queue_info *ctx)
int mips32_pracc_read_mem(struct mips_ejtag *ejtag_info, uint32_t addr, int size, int count, void *buf)
int mips32_cp0_read(struct mips_ejtag *ejtag_info, uint32_t *val, uint32_t cp0_reg, uint32_t cp0_sel)
mips32_cp0_read
void pracc_add(struct pracc_queue_info *ctx, uint32_t addr, uint32_t instr)
int mips32_cp1_control_read(struct mips_ejtag *ejtag_info, uint32_t *val, uint32_t cp1_c_reg)
mips32_cp1_control_read
int mips32_cp0_write(struct mips_ejtag *ejtag_info, uint32_t val, uint32_t cp0_reg, uint32_t cp0_sel)
mips32_cp0_write
target_addr_t addr
Start address to search for the control block.
size_t size
Size of the control block search area.
struct mips_ejtag ejtag_info
struct pa_list * pracc_list
struct mips_ejtag * ejtag_info