OpenOCD
nds32_edm.h
Go to the documentation of this file.
1 /* SPDX-License-Identifier: GPL-2.0-or-later */
2 
3 /***************************************************************************
4  * Copyright (C) 2013 Andes Technology *
5  * Hsiangkai Wang <hkwang@andestech.com> *
6  ***************************************************************************/
7 
8 #ifndef OPENOCD_TARGET_NDS32_EDM_H
9 #define OPENOCD_TARGET_NDS32_EDM_H
10 
11 #include "helper/types.h"
12 
18 /* EDM misc registers */
28 };
29 
30 /* EDM system registers */
80 };
81 
85 };
86 
92 };
93 
94 #define NDS_DBGER_DEX (0x1)
95 #define NDS_DBGER_DPED (0x2)
96 #define NDS_DBGER_CRST (0x4)
97 #define NDS_DBGER_AT_MAX (0x8)
98 #define NDS_DBGER_ILL_SEC_ACC (0x10)
99 #define NDS_DBGER_ALL_SUPRS_EX (0x40000000)
100 #define NDS_DBGER_RESACC (0x80000000)
101 #define NDS_DBGER_CLEAR_ALL (0x1F)
102 
103 #define NDS_EDMSW_WDV (1 << 0)
104 #define NDS_EDMSW_RDV (1 << 1)
105 
106 #endif /* OPENOCD_TARGET_NDS32_EDM_H */
nds_edm_system_reg
Definition: nds32_edm.h:31
@ NDS_EDM_SR_BPC1
Definition: nds32_edm.h:33
@ NDS_EDM_SR_TECR1
Definition: nds32_edm.h:79
@ NDS_EDM_SR_BPV5
Definition: nds32_edm.h:61
@ NDS_EDM_SR_BPAM4
Definition: nds32_edm.h:52
@ NDS_EDM_SR_BPCID5
Definition: nds32_edm.h:69
@ NDS_EDM_SR_BPAM6
Definition: nds32_edm.h:54
@ NDS_EDM_SR_BPV0
Definition: nds32_edm.h:56
@ NDS_EDM_SR_BPV7
Definition: nds32_edm.h:63
@ NDS_EDM_SR_BPAM2
Definition: nds32_edm.h:50
@ NDS_EDM_SR_BPAM0
Definition: nds32_edm.h:48
@ NDS_EDM_SR_BPA3
Definition: nds32_edm.h:43
@ NDS_EDM_SR_BPAM7
Definition: nds32_edm.h:55
@ NDS_EDM_SR_BPC4
Definition: nds32_edm.h:36
@ NDS_EDM_SR_BPC2
Definition: nds32_edm.h:34
@ NDS_EDM_SR_BPAM3
Definition: nds32_edm.h:51
@ NDS_EDM_SR_BPC6
Definition: nds32_edm.h:38
@ NDS_EDM_SR_BPV1
Definition: nds32_edm.h:57
@ NDS_EDM_SR_BPA7
Definition: nds32_edm.h:47
@ NDS_EDM_SR_BPA4
Definition: nds32_edm.h:44
@ NDS_EDM_SR_BPV4
Definition: nds32_edm.h:60
@ NDS_EDM_SR_BPA1
Definition: nds32_edm.h:41
@ NDS_EDM_SR_BPA6
Definition: nds32_edm.h:46
@ NDS_EDM_SR_BPA2
Definition: nds32_edm.h:42
@ NDS_EDM_SR_BPCID1
Definition: nds32_edm.h:65
@ NDS_EDM_SR_BPCID6
Definition: nds32_edm.h:70
@ NDS_EDM_SR_EDM_CTL
Definition: nds32_edm.h:74
@ NDS_EDM_SR_BPV2
Definition: nds32_edm.h:58
@ NDS_EDM_SR_BPA0
Definition: nds32_edm.h:40
@ NDS_EDM_SR_BPMTV
Definition: nds32_edm.h:76
@ NDS_EDM_SR_BPC3
Definition: nds32_edm.h:35
@ NDS_EDM_SR_BPC0
Definition: nds32_edm.h:32
@ NDS_EDM_SR_EDM_DTR
Definition: nds32_edm.h:75
@ NDS_EDM_SR_DIMBR
Definition: nds32_edm.h:77
@ NDS_EDM_SR_BPA5
Definition: nds32_edm.h:45
@ NDS_EDM_SR_BPC7
Definition: nds32_edm.h:39
@ NDS_EDM_SR_BPCID7
Definition: nds32_edm.h:71
@ NDS_EDM_SR_EDMSW
Definition: nds32_edm.h:73
@ NDS_EDM_SR_BPCID2
Definition: nds32_edm.h:66
@ NDS_EDM_SR_BPCID0
Definition: nds32_edm.h:64
@ NDS_EDM_SR_BPV6
Definition: nds32_edm.h:62
@ NDS_EDM_SR_BPCID3
Definition: nds32_edm.h:67
@ NDS_EDM_SR_EDM_CFG
Definition: nds32_edm.h:72
@ NDS_EDM_SR_BPAM5
Definition: nds32_edm.h:53
@ NDS_EDM_SR_BPV3
Definition: nds32_edm.h:59
@ NDS_EDM_SR_BPC5
Definition: nds32_edm.h:37
@ NDS_EDM_SR_BPAM1
Definition: nds32_edm.h:49
@ NDS_EDM_SR_BPCID4
Definition: nds32_edm.h:68
@ NDS_EDM_SR_TECR0
Definition: nds32_edm.h:78
nds_edm_misc_reg
Definition: nds32_edm.h:19
@ NDS_EDM_MISC_EDM_CMDR
Definition: nds32_edm.h:22
@ NDS_EDM_MISC_GEN_PORT0
Definition: nds32_edm.h:26
@ NDS_EDM_MISC_EDM_PROBE
Definition: nds32_edm.h:25
@ NDS_EDM_MISC_GEN_PORT1
Definition: nds32_edm.h:27
@ NDS_EDM_MISC_DBGER
Definition: nds32_edm.h:23
@ NDS_EDM_MISC_DIMIR
Definition: nds32_edm.h:20
@ NDS_EDM_MISC_SBAR
Definition: nds32_edm.h:21
@ NDS_EDM_MISC_ACC_CTL
Definition: nds32_edm.h:24
nds_memory_select
Definition: nds32_edm.h:87
@ NDS_MEMORY_SELECT_DLM
Definition: nds32_edm.h:91
@ NDS_MEMORY_SELECT_MEM
Definition: nds32_edm.h:89
@ NDS_MEMORY_SELECT_ILM
Definition: nds32_edm.h:90
@ NDS_MEMORY_SELECT_AUTO
Definition: nds32_edm.h:88
nds_memory_access
Definition: nds32_edm.h:82
@ NDS_MEMORY_ACC_CPU
Definition: nds32_edm.h:84
@ NDS_MEMORY_ACC_BUS
Definition: nds32_edm.h:83