# Open On-Chip Debugger: OpenOCD User's Guide

for release 0.12.0+dev 12 May 2025

This User's Guide documents release 0.12.0+dev, dated 12 May 2025, of the Open On-Chip Debugger (OpenOCD).

- Copyright © 2008-2022 The OpenOCD Project
- Copyright © 2007-2008 Spencer Oliver spen@spen-soft.co.uk
- Copyright © 2008-2010 Oyvind Harboe oyvind.harboe@zylin.com
- Copyright © 2008 Duane Ellis openocd@duaneellis.com
- Copyright © 2009-2010 David Brownell

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

# Short Contents

Abc	$\operatorname{out} \ldots \ldots$		
1	OpenOCD Developer Resources		
2	Debug Adapter Hardware 5		
3	About Jim Tcl 11		
4	Running 12		
5	OpenOCD Project Setup 14		
6	Config File Guidelines 21		
7	Server Configuration		
8	Debug Adapter Configuration		
9	Reset Configuration		
10	TAP Declaration66		
11	CPU Configuration		
12	Flash Commands		
13	Flash Programming		
14	PLD/FPGA Commands 136		
15	General Commands		
16	Architecture and Core Commands 148		
17	JTAG Commands 183		
18	Boundary Scan Commands 186		
19	Utility Commands 190		
20	GDB and OpenOCD		
21	Tcl Scripting API 197		
22	FAQ 199		
23	Tcl Crash Course		
А	The GNU Free Documentation License		
OpenOCD Concept Index			
Command and Driver Index 221			

# Table of Contents

Α	bou	ıt
	Oper Late Oper Oper	at is OpenOCD?1nOCD Web Site2st User's Guide:2nOCD User's Forum2nOCD User's Mailing List2nOCD IRC2
1	Ο	penOCD Developer Resources 3
	1.1	OpenOCD Git Repository 3
	1.2	Doxygen Developer Manual 3
	1.3	Gerrit Review System
	1.4	OpenOCD Developer Mailing List 4
	1.5	OpenOCD Bug Tracker 4
<b>2</b>	D	ebug Adapter Hardware 5
	2.1	Choosing a Dongle
	2.2	USB FT2232 Based
	2.3	USB-JTAG / Altera USB-Blaster compatibles
	2.4	USB J-Link based
	2.5	USB RLINK based
	2.6	USB ST-LINK based
	2.7	USB TI/Stellaris ICDI based
	2.8	USB Nuvoton Nu-Link
	2.9	USB CMSIS-DAP based
	$2.10 \\ 2.11$	USB Other
	2.11 2.12	Other
	2.12	0.0000000000000000000000000000000000000
3	Α	bout Jim Tcl 11
4	P	unning12
4		
	4.1	Simple setup, no customization
	4.2	What OpenOCD does as it starts
<b>5</b>	Ο	penOCD Project Setup 14
	5.1	Hooking up the JTAG Adapter 14
	5.2	Project Directory
	5.3	Configuration Basics
	5.4	User Config Files 16
	5.5	Project-Specific Utilities

	5.6 Target Software Changes 18		
	5.7 Target Hardware Setup		
6	Config File Guidelines 21		
	6.1 Interface Config Files		
	6.2 Board Config Files		
	6.2.1 Communication Between Config files		
	6.2.2 Variable Naming Convention		
	6.2.3 The reset-init Event Handler		
	6.2.4 JTAG Clock Rate		
	6.2.5 The init_board procedure		
	6.3 Target Config Files		
	6.3.1 Default Value Boiler Plate Code		
	6.3.2 Adding TAPs to the Scan Chain		
	6.3.3 Add CPU targets		
	6.3.4 Define CPU targets working in SMP 27		
	6.3.5 Chip Reset Setup		
	6.3.6 The init_targets procedure		
	6.3.7 The init_target_events procedure		
	6.3.8 ARM Core Specific Hacks		
	6.3.9 Internal Flash Configuration		
	6.4 Translating Configuration Files		
_			
7	Server Configuration32		
7	Server Configuration		
7	_		
7	7.1 Configuration Stage		
7	7.1Configuration Stage327.2Entering the Run Stage32		
7	7.1Configuration Stage327.2Entering the Run Stage327.3TCP/IP Ports33		
7	7.1Configuration Stage327.2Entering the Run Stage327.3TCP/IP Ports337.4GDB Configuration347.5Event Polling35		
8	7.1Configuration Stage327.2Entering the Run Stage327.3TCP/IP Ports337.4GDB Configuration347.5Event Polling35		
·	7.1Configuration Stage327.2Entering the Run Stage327.3TCP/IP Ports337.4GDB Configuration347.5Event Polling35		
·	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration       37		
·	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration       37         8.1       Adapter Configuration       37		
·	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration       37         8.1       Adapter Configuration       37         8.2       Interface Drivers       39		
·	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration       37         8.1       Adapter Configuration       37         8.2       Interface Drivers       39         8.3       Transport Configuration       58		
·	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration         8.1       Adapter Configuration       37         8.2       Interface Drivers       39         8.3       Transport Configuration       58         8.3.1       JTAG Transport       59		
·	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration         8.1       Adapter Configuration       37         8.2       Interface Drivers       39         8.3       Transport Configuration       58         8.3.1       JTAG Transport       59         8.3.2       SWD Transport       59		
·	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration         8.1       Adapter Configuration       37         8.2       Interface Drivers       39         8.3       Transport Configuration       58         8.3.1       JTAG Transport       59         8.3.2       SWD Transport       59         8.3.3       SWIM Transport       59		
·	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration         8.1       Adapter Configuration       37         8.2       Interface Drivers       39         8.3       Transport Configuration       58         8.3.1       JTAG Transport       59         8.3.2       SWD Transport       59         8.3.3       SWIM Transport       59		
8	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration         7.3       Transport Configuration       37         8.1       Adapter Configuration       37         8.2       Interface Drivers       39         8.3       Transport Configuration       58         8.3.1       JTAG Transport       59         8.3.2       SWD Transport       59         8.4       JTAG Speed       59		
8	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration         37       8.1       Adapter Configuration       37         8.1       Adapter Configuration       37         8.2       Interface Drivers       39         8.3       Transport Configuration       58         8.3.1       JTAG Transport       59         8.3.2       SWD Transport       59         8.4       JTAG Speed       59         Reset Configuration       61		
8	7.1       Configuration Stage       32         7.2       Entering the Run Stage       32         7.3       TCP/IP Ports       33         7.4       GDB Configuration       34         7.5       Event Polling       35         Debug Adapter Configuration         37       8.1       Adapter Configuration       37         8.1       Adapter Configuration       37         8.2       Interface Drivers       39         8.3       Transport Configuration       58         8.3.1       JTAG Transport       59         8.3.2       SWD Transport       59         8.4       JTAG Speed       59         Reset Configuration       61         9.1       Types of Reset       61		

10 T	CAP Declaration	66
$10.1 \\ 10.2 \\ 10.3 \\ 10.4 \\ 10.5 \\ 10.6 \\ 10.7 \\ 10.8 \\$	Scan Chains. TAP Names. TAP Declaration Commands. Other TAP commands. TAP Events. Enabling and Disabling TAPs. Autoprobing. DAP declaration (ARMv6-M, ARMv7 and ARMv8 targets)	. 67 . 67 . 69 . 69 . 69 . 70 . 71
11 C	CPU Configuration	75
11.1 11.2 11.3 11.4 11.5	Target List	75 76 77 80
12 F	lash Commands	87
$12.1 \\ 12.2 \\ 12.3 \\ 12.4 \\ 12.5 \\ 12 \\ 12 \\ 12.6 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 12 \\ 1$	Flash Configuration CommandsPreparing a Target before Flash ProgrammingErasing, Reading, Writing to FlashOther Flash commandsFlash Driver List2.5.1 External Flash2.5.2 Internal Flash (Microcontrollers)	87 88 88 90 91 91 91 98 128 129 129 131 132
14 F	PLD/FPGA Commands 1	36
$\begin{array}{c} 14.1 \\ 14.2 \end{array}$	PLD/FPGA Configuration and Commands PLD/FPGA Drivers, Options, and Commands	136
15 C	General Commands 1	39
$15.1 \\ 15.2 \\ 15.3 \\ 15.4 \\ 15.5 \\ 15.6 \\ 15.7 \\$	Server Commands	140 143 144 145 146

16 Arcl	nitecture and Core Commands	148
16.1 AR	M Hardware Tracing	148
16.1.1	0	
16.1.2	ETM Trace Operation	
16.1.3	Trace Port Drivers	
	M Cross-Trigger Interface	
	neric ARM	
	Mv4 and ARMv5 Architecture	
16.4.1	ARM7 and ARM9 specific commands	
16.4.2	ARM9 specific commands	
16.4.3	ARM920T specific commands	
16.4.4	ARM926ej-s specific commands	
16.4.5	ARM966E specific commands	
16.4.6	XScale specific commands	
	Mv6 Architecture	
16.5.1 16.6 AR	ARM11 specific commands Mv7 and ARMv8 Architecture	
10.0 AR 16.6.1	ARMv7-A specific commands	
16.6.2	ARMv7-R specific commands	
10.0.2 16.6.3	ARM CoreSight TPIU and SWO specific commands	
10.0.3 16.6.4	ARMv7-M specific commands	
10.0.4 16.6.5	Cortex-M specific commands	
16.6.6	ARMv8-A specific commands	
	Silica eSi-RISC Architecture	
16.7.1	eSi-RISC Configuration	
16.7.2	eSi-RISC Operation	
16.7.3	eSi-Trace Configuration	
16.7.4	eSi-Trace Operation	
16.8 Inte	el Architecture	
16.8.1	x86 32-bit specific commands	
16.9 Ope	enRISC Architecture	
16.9.1	TAP and Debug Unit selection commands	168
16.9.2	Registers commands	168
16.10 M	IPS Architecture	168
16.10.1	MIPS Terminology	168
16.10.2	2 MIPS FPU & Vector Registers	169
16.10.3	8	
	SC-V Architecture	
16.11.1		
16.11.2	0	
16.11.3	0 0	
16.11.4		
16.11.5		
	RC Architecture	
16.12.1		
16.12.2		
	<sup>TM8</sup> Architecture	
16.14 Xt	ensa Architecture	176

	16.	14.1 Xtensa Core Configuration 176
	16.	14.2 Xtensa Configuration Commands 177
	16.	14.3 Xtensa Operation Commands 178
	16.	14.4 Xtensa Performance Monitor Configuration 179
	16.	14.5 Xtensa Trace Configuration 179
16	6.15	Espressif Specific Commands 180
16	5.16	Software Debug Messages and Tracing
17	$\mathbf{J}'$	ΓAG Commands 183
17	7.1	Low Level JTAG Commands 183
		TAP state names
18	В	oundary Scan Commands 186
18		SVF: Serial Vector Format
18		XSVF: Xilinx Serial Vector Format
18	3.3	IPDBG: JTAG-Host server 187
19	$\mathbf{U}$	tility Commands
19	).1	RAM testing
19		Firmware recovery helpers
<b>20</b>	G	DB and OpenOCD 191
20	).1	Connecting to GDB 191
20		Sample GDB session startup 192
20	).3	Configuring GDB for OpenOCD 192
20	).4	Programming using GDB 193
20		Using GDB as a non-intrusive memory inspector 193
20		RTOS Support
20	).7	Using OpenOCD SMP with GDB 196
<b>21</b>	$\mathbf{T}$	cl Scripting API 197
		API rules
		Internal low-level Commands
		Tcl RPC server
		Tcl RPC server notifications
21		Tcl RPC server trace output 198
00	Б	100
<b>22</b>	<b>F</b> 2	$AQ \dots 199$

23 Tcl Crash Course	204	
23.1 Tcl Rule #1	204	
23.2 Tcl Rule $\#1b$		
23.3 Per Rule $\#1$ - All Results are strings		
23.4 Tcl Quoting Operators	204	
23.5 Consequences of Rule $1/2/3/4$	205	
23.5.1 Tokenisation & Execution		
23.5.2 Command Execution	205	
23.5.3 The FOR command	206	
23.5.4 FOR command implementation		
23.6 OpenOCD Tcl Usage	207	
23.6.1 source and find commands	208	
23.6.2 format command	208	
23.6.3 Body or Inlined Text		
23.6.4 Global Variables		
23.7 Other Tcl Hacks	209	
Appendix A The GNU Free Documentation License	911	
	411	
OpenOCD Concept Index		
Command and Driver Index 221		

### About

OpenOCD was created by Dominic Rath as part of a 2005 diploma thesis written at the University of Applied Sciences Augsburg (http://www.hs-augsburg.de). Since that time, the project has grown into an active open-source project, supported by a diverse community of software and hardware developers from around the world.

### What is OpenOCD?

The Open On-Chip Debugger (OpenOCD) aims to provide debugging, in-system programming and boundary-scan testing for embedded target devices.

It does so with the assistance of a *debug adapter*, which is a small hardware module which helps provide the right kind of electrical signaling to the target being debugged. These are required since the debug host (on which OpenOCD runs) won't usually have native support for such signaling, or the connector needed to hook up to the target.

Such debug adapters support one or more *transport* protocols, each of which involves different electrical signaling (and uses different messaging protocols on top of that signaling). There are many types of debug adapter, and little uniformity in what they are called. (There are also product naming differences.)

These adapters are sometimes packaged as discrete dongles, which may generically be called *hardware interface dongles*. Some development boards also integrate them directly, which may let the development board connect directly to the debug host over USB (and sometimes also to power it over USB).

For example, a *JTAG Adapter* supports JTAG signaling, and is used to communicate with JTAG (IEEE 1149.1) compliant TAPs on your target board. A *TAP* is a "Test Access Port", a module which processes special instructions and data. TAPs are daisy-chained within and between chips and boards. JTAG supports debugging and boundary scan operations.

There are also *SWD Adapters* that support Serial Wire Debug (SWD) signaling to communicate with some newer ARM cores, as well as debug adapters which support both JTAG and SWD transports. SWD supports only debugging, whereas JTAG also supports boundary scan operations.

For some chips, there are also *Programming Adapters* supporting special transports used only to write code to flash memory, without support for on-chip debugging or boundary scan. (At this writing, OpenOCD does not support such non-debug adapters.)

**Dongles:** OpenOCD currently supports many types of hardware dongles: USB-based, parallel port-based, and other standalone boxes that run OpenOCD internally. See Chapter 2 [Debug Adapter Hardware], page 5.

**GDB Debug:** It allows ARM7 (ARM7TDMI and ARM720t), ARM9 (ARM920T, ARM926EJ–S, ARM966E–S), XScale (PXA25x, IXP42x), Cortex-M3 (Stellaris LM3, STMicroelectronics STM32 and Energy Micro EFM32) and Intel Quark (x10xx) based cores to be debugged via the GDB protocol.

Flash Programming: Flash writing is supported for external CFI-compatible NOR flashes (Intel and AMD/Spansion command set) and several internal flashes (LPC1700, LPC1800, LPC2000, LPC4300, AT91SAM7, AT91SAM3U, STR7x, STR9x, LM3, STM32x and EFM32). Preliminary support for various NAND flash controllers (LPC3180, Orion, S3C24xx, more) is included.

### **OpenOCD** Web Site

The OpenOCD web site provides the latest public news from the community: http://openocd.org/

### Latest User's Guide:

The user's guide you are now reading may not be the latest one available. A version for more recent code may be available. Its HTML form is published regularly at:

http://openocd.org/doc/html/index.html

PDF form is likewise published at:

http://openocd.org/doc/pdf/openocd.pdf

### **OpenOCD User's Forum**

There is an OpenOCD forum (phpBB) hosted by SparkFun, which might be helpful to you. Note that if you want anything to come to the attention of developers, you should post it to the OpenOCD Developer Mailing List instead of this forum.

http://forum.sparkfun.com/viewforum.php?f=18

### **OpenOCD** User's Mailing List

The OpenOCD User Mailing List provides the primary means of communication between users:

https://lists.sourceforge.net/mailman/listinfo/openocd-user

### **OpenOCD IRC**

Support can also be found on irc: irc://irc.libera.chat/openocd

# 1 OpenOCD Developer Resources

If you are interested in improving the state of OpenOCD's debugging and testing support, new contributions will be welcome. Motivated developers can produce new target, flash or interface drivers, improve the documentation, as well as more conventional bug fixes and enhancements.

The resources in this chapter are available for developers wishing to explore or expand the OpenOCD source code.

### 1.1 OpenOCD Git Repository

During the 0.3.x release cycle, OpenOCD switched from Subversion to a Git repository hosted at SourceForge. The repository URL is:

git://git.code.sf.net/p/openocd/code

or via http

```
http://git.code.sf.net/p/openocd/code
```

You may prefer to use a mirror and the HTTP protocol:

http://repo.or.cz/r/openocd.git

With standard Git tools, use git clone to initialize a local repository, and git pull to update it. There are also gitweb pages letting you browse the repository with a web browser, or download arbitrary snapshots without needing a Git client:

http://repo.or.cz/w/openocd.git

The **README** file contains the instructions for building the project from the repository or a snapshot.

Developers that want to contribute patches to the OpenOCD system are **strongly** encouraged to work against mainline. Patches created against older versions may require additional work from their submitter in order to be updated for newer releases.

### 1.2 Doxygen Developer Manual

During the 0.2.x release cycle, the OpenOCD project began providing a Doxygen reference manual. This document contains more technical information about the software internals, development processes, and similar documentation:

http://openocd.org/doc/doxygen/html/index.html

This document is a work-in-progress, but contributions would be welcome to fill in the gaps. All of the source files are provided in-tree, listed in the Doxyfile configuration at the top of the source tree.

#### 1.3 Gerrit Review System

All changes in the OpenOCD Git repository go through the web-based Gerrit Code Review System:

#### https://review.openocd.org/

After a one-time registration and repository setup, anyone can push commits from their local Git repository directly into Gerrit. All users and developers are encouraged to review,

test, discuss and vote for changes in Gerrit. The feedback provides the basis for a maintainer to eventually submit the change to the main Git repository.

The HACKING file, also available as the Patch Guide in the Doxygen Developer Manual, contains basic information about how to connect a repository to Gerrit, prepare and push patches. Patch authors are expected to maintain their changes while they're in Gerrit, respond to feedback and if necessary rework and push improved versions of the change.

#### 1.4 OpenOCD Developer Mailing List

The OpenOCD Developer Mailing List provides the primary means of communication between developers:

https://lists.sourceforge.net/mailman/listinfo/openocd-devel

#### 1.5 OpenOCD Bug Tracker

The OpenOCD Bug Tracker is hosted on SourceForge: http://bugs.openocd.org/

## 2 Debug Adapter Hardware

Defined: **dongle**: A small device that plugs into a computer and serves as an adapter .... [snip]

In the OpenOCD case, this generally refers to **a small adapter** that attaches to your computer via USB or the parallel port.

#### 2.1 Choosing a Dongle

There are several things you should keep in mind when choosing a dongle.

- 1. **Transport** Does it support the kind of communication that you need? OpenOCD focuses mostly on JTAG. Your version may also support other ways to communicate with target devices.
- 2. Voltage What voltage is your target 1.8, 2.8, 3.3, or 5V? Does your dongle support it? You might need a level converter.
- 3. **Pinout** What pinout does your target board use? Does your dongle support it? You may be able to use jumper wires, or an "octopus" connector, to convert pinouts.
- 4. Connection Does your computer have the USB, parallel, or Ethernet port needed?
- 5. **RTCK** Do you expect to use it with ARM chips and boards with RTCK support (also known as "adaptive clocking")?

#### 2.2 USB FT2232 Based

There are many USB JTAG dongles on the market, many of them based on a chip from "Future Technology Devices International" (FTDI) known as the FTDI FT2232; this is a USB full speed (12 Mbps) chip. See: http://www.ftdichip.com for more information. In summer 2009, USB high speed (480 Mbps) versions of these FTDI chips started to become available in JTAG adapters. Around 2012, a new variant appeared - FT232H - this is a single-channel version of FT2232H. (Adapters using those high speed FT2232H or FT232H chips may support adaptive clocking.)

The FT2232 chips are flexible enough to support some other transport options, such as SWD or the SPI variants used to program some chips. They have two communications channels, and one can be used for a UART adapter at the same time the other one is used to provide a debug adapter.

Also, some development boards integrate an FT2232 chip to serve as a built-in low-cost debug adapter and USB-to-serial solution.

• usbjtag

Link http://elk.informatik.fh-augsburg.de/hhweb/doc/openocd/usbjtag/usbjtag.html

- jtagkey See: http://www.amontec.com/jtagkey.shtml
- jtagkey2 See: http://www.amontec.com/jtagkey2.shtml
- oocdlink See: http://www.oocdlink.com By Joern Kaipf

• signalyzer

See: http://www.signalyzer.com

#### • Stellaris Eval Boards

See: http://www.ti.com - The Stellaris eval boards bundle FT2232-based JTAG and SWD support, which can be used to debug the Stellaris chips. Using separate JTAG adapters is optional. These boards can also be used in a "pass through" mode as JTAG adapters to other target boards, disabling the Stellaris chip.

• TI/Luminary ICDI

See: http://www.ti.com - TI/Luminary In-Circuit Debug Interface (ICDI) Boards are included in Stellaris LM3S9B9x Evaluation Kits. Like the non-detachable FT2232 support on the other Stellaris eval boards, they can be used to debug other target boards.

• olimex-jtag

See: http://www.olimex.com

- Flyswatter/Flyswatter2 See: http://www.tincantools.com
- turtelizer2

```
See: Turtelizer 2 (http://www.ethernut.de/en/hardware/turtelizer/index.
html), or http://www.ethernut.de
```

• comstick

Link: http://www.hitex.com/index.php?id=383

• stm32stick

Link http://www.hitex.com/stm32-stick

• axm0432\_jtag

Axiom AXM-0432 Link http://www.axman.com - NOTE: This JTAG does not appear to be available anymore as of April 2012.

• cortino

Link http://www.hitex.com/index.php?id=cortino

• dlp-usb1232h

Link http://www.dlpdesign.com/usb/usb1232h.shtml

• digilent-hs1

Link http://www.digilentinc.com/Products/Detail.cfm?Prod=JTAG-HS1

• opendous

Link http://code.google.com/p/opendous/wiki/JTAG FT2232H-based (OpenHard-ware).

- JTAG-lock-pick Tiny 2 Link http://www.distortec.com/jtag-lock-pick-tiny-2 FT232H-based
- GW16042 Link: https://www.gateworks.com/ FT2232H-based

#### 2.3 USB-JTAG / Altera USB-Blaster compatibles

These devices also show up as FTDI devices, but are not protocol-compatible with the FT2232 devices. They are, however, protocol-compatible among themselves. USB-JTAG

devices typically consist of a FT245 followed by a CPLD that understands a particular protocol, or emulates this protocol using some other hardware.

They may appear under different USB VID/PID depending on the particular product. The driver can be configured to search for any VID/PID pair (see the section on driver commands).

- USB-JTAG Kolja Waschk's USB Blaster-compatible adapter Link: http://ixo-jtag.sourceforge.net/
- Altera USB-Blaster Link: http://www.altera.com/literature/ug/ug\_usb\_blstr.pdf

#### 2.4 USB J-Link based

There are several OEM versions of the SEGGER **J-Link** adapter. It is an example of a microcontroller based JTAG adapter, it uses an AT91SAM764 internally.

- SEGGER J-Link Link: http://www.segger.com/jlink.html
- Atmel SAM-ICE (Only works with Atmel chips!) Link: http://www.atmel.com/tools/atmelsam-ice.aspx
- IAR J-Link

#### 2.5 USB RLINK based

Raisonance has an adapter called **RLink**. It exists in a stripped-down form on the STM32 Primer, permanently attached to the JTAG lines. It also exists on the STM32 Primer2, but that is wired for SWD and not JTAG, thus not supported.

- Raisonance RLink Link: https://www.raisonance.com/rlink.html
- STM32 Primer Link: http://www.stm32circle.com/resources/stm32primer.php
- STM32 Primer2 Link: http://www.stm32circle.com/resources/stm32primer2.php

#### 2.6 USB ST-LINK based

STMicroelectronics has an adapter called **ST-LINK**. They only work with STMicroelectronics chips, notably STM32 and STM8.

• ST-LINK

This is available standalone and as part of some kits, eg. STM32VLDISCOVERY. Link: http://www.st.com/internet/evalboard/product/219866.jsp

• ST-LINK/V2

This is available standalone and as part of some kits, eg. STM32F4DISCOVERY. Link: http://www.st.com/internet/evalboard/product/251168.jsp

#### • STLINK-V3

This is available standalone and as part of some kits. Link: http://www.st.com/stlink-v3

#### • STLINK-V3PWR

This is available standalone. Beside the debugger functionality, the probe includes a SMU (source measurement unit) aimed at analyzing power consumption during code execution. The SMU is not supported by OpenOCD. Link: http://www.st.com/stlink-v3pwr

For info the original ST-LINK enumerates using the mass storage usb class; however, its implementation is completely broken. The result is this causes issues under Linux. The simplest solution is to get Linux to ignore the ST-LINK using one of the following methods:

- modprobe -r usb-storage && modprobe usb-storage quirks=483:3744:i
- add "options usb-storage quirks=483:3744:i" to /etc/modprobe.conf

#### 2.7 USB TI/Stellaris ICDI based

Texas Instruments has an adapter called **ICDI**. It is not to be confused with the FTDI based adapters that were originally fitted to their evaluation boards. This is the adapter fitted to the Stellaris LaunchPad.

#### 2.8 USB Nuvoton Nu-Link

Nuvoton has an adapter called **Nu-Link**. It is available either as stand-alone dongle and embedded on development boards. It supports SWD, serial port bridge and mass storage for firmware update. Both Nu-Link v1 and v2 are supported.

#### 2.9 USB CMSIS-DAP based

ARM has released a interface standard called CMSIS-DAP that simplifies connecting debuggers to ARM Cortex based targets http://www.keil.com/support/man/docs/dapdebug/ dapdebug\_introduction.htm.

#### 2.10 USB Other

• USBprog

Link: http://shop.embedded-projects.net/ - which uses an Atmel MEGA32 and a UBN9604

- USB Presto Link: http://tools.asix.net/prg\_presto.htm
- Versaloon-Link Link: http://www.versaloon.com
- ARM-JTAG-EW Link: http://www.olimex.com/dev/arm-jtag-ew.html
- angle Link: https://nanoxplore.org/
- Buspirate Link: http://dangerousprototypes.com/bus-pirate-manual/
- opendous Link: http://code.google.com/p/opendous-jtag/ - which uses an AT90USB162

- estick Link: http://code.google.com/p/estick-jtag/
- Keil ULINK v1 Link: http://www.keil.com/ulink1/
- TI XDS110 Debug Probe Link: https://software-dl.ti.com/ccs/esd/documents/xdsdebugprobes/ emu\_xds110.html Link: https://software-dl.ti.com/ccs/esd/documents/xdsdebugprobes/ emu\_xds\_software\_package\_download.html#xds110-support-utilities

### 2.11 IBM PC Parallel Printer Port Based

The two well-known "JTAG Parallel Ports" cables are the Xilinx DLC5 and the Macraigor Wiggler. There are many clones and variations of these on the market.

Note that parallel ports are becoming much less common, so if you have the choice you should probably avoid these adapters in favor of USB-based ones.

- Wiggler There are many clones of this. Link: http://www.macraigor.com/wiggler.htm
- **DLC5** From XILINX There are many clones of this Link: Search the web for: "XILINX DLC5" - it is no longer produced, PDF schematics are easily found and it is easy to make.
- Amontec JTAG Accelerator

Link: http://www.amontec.com/jtag\_accelerator.shtml

• Wiggler2

Link: http://www.ccac.rwth-aachen.de/~michaels/index.php/hardware/ armjtag

• Wiggler\_ntrst\_inverted

Yet another variation - See the source code, src/jtag/parport.c

 $\bullet \quad old\_amt\_wiggler$ 

Unknown - probably not on the market today

• arm-jtag

Link: Most likely http://www.olimex.com/dev/arm-jtag.html [another wiggler clone]

• chameleon

Link: http://www.amontec.com/chameleon.shtml

• Triton

Unknown.

• Lattice

ispDownload from Lattice Semiconductor http://www.latticesemi.com/lit/docs/ devtools/dlcable.pdf

• flashlink

From STMicroelectronics; Link: http://www.st.com/internet/com/TECHNICAL\_RESOURCES/ TECHNICAL\_LITERATURE/DATA\_BRIEF/DM00039500.pdf

### 2.12 Other...

#### • ep93xx

An EP93xx based Linux machine using the GPIO pins directly.

#### • at91rm9200

Like the EP93xx - but an ATMEL AT91RM9200 based solution using the GPIO pins on the chip.

• bcm2835gpio

A BCM2835-based board (e.g. Raspberry Pi) using the GPIO pins of the expansion header.

#### • imx\_gpio

A NXP i.MX-based board (e.g. Wandboard) using the GPIO pins (should work on any i.MX processor).

• am335xgpio

A Texas Instruments AM335x-based board (e.g. BeagleBone Black) using the GPIO pins of the expansion headers.

#### • jtag\_vpi

A JTAG driver acting as a client for the JTAG VPI server interface. Link: http://github.com/fjullien/jtag\_vpi

• vdebug

A driver for Cadence virtual Debug Interface to emulated or simulated targets. It implements a client connecting to the vdebug server, which in turn communicates with the emulated or simulated RTL model through a transactor. The driver supports JTAG and DAP-level transports.

#### jtag₋dpi

A JTAG driver acting as a client for the SystemVerilog Direct Programming Interface (DPI) for JTAG devices. DPI allows OpenOCD to connect to the JTAG interface of a hardware model written in SystemVerilog, for example, on an emulation model of target hardware.

#### • xlnx\_pcie\_xvc

A JTAG driver exposing Xilinx Virtual Cable over PCI Express to OpenOCD as JTAG/SWD interface.

• linuxspidev

A SPI based SWD driver using Linux SPI devices.

• linuxgpiod

A bitbang JTAG driver using Linux GPIO through library libgpiod.

• sysfsgpio

A bitbang JTAG driver using Linux legacy sysfs GPIO. This is deprecated from Linux v5.3; prefer using **linuxgpiod**.

• esp\_usb\_jtag

A JTAG driver to communicate with built in debug modules of Espressif ESP32-C3 and ESP32-S3 chips using OpenOCD.

# 3 About Jim Tcl

OpenOCD uses a small "Tcl Interpreter" known as Jim Tcl. This programming language provides a simple and extensible command interpreter.

All commands presented in this Guide are extensions to Jim Tcl. You can use them as simple commands, without needing to learn much of anything about Tcl. Alternatively, you can write Tcl programs with them.

You can learn more about Jim at its website, http://jim.tcl.tk. There is an active and responsive community, get on the mailing list if you have any questions. Jim Tcl maintainers also lurk on the OpenOCD mailing list.

#### • Jim vs. Tcl

Jim Tcl is a stripped down version of the well known Tcl language, which can be found here: http://www.tcl.tk. Jim Tcl has far fewer features. Jim Tcl is several dozens of .C files and .H files and implements the basic Tcl command set. In contrast: Tcl 8.6 is a 4.2 MB .zip file containing 1540 files.

• Missing Features

Our practice has been: Add/clone the real Tcl feature if/when needed. We welcome Jim Tcl improvements, not bloat. Also there are a large number of optional Jim Tcl features that are not enabled in OpenOCD.

• Scripts

OpenOCD configuration scripts are Jim Tcl Scripts. OpenOCD's command interpreter today is a mixture of (newer) Jim Tcl commands, and the (older) original command interpreter.

• Commands

At the OpenOCD telnet command line (or via the GDB monitor command) one can type a Tcl for() loop, set variables, etc. Some of the commands documented in this guide are implemented as Tcl scripts, from a startup.tcl file internal to the server.

• Historical Note

Jim Tcl was introduced to OpenOCD in spring 2008. Fall 2010, before OpenOCD 0.5 release, OpenOCD switched to using Jim Tcl as a Git submodule, which greatly simplified upgrading Jim Tcl to benefit from new features and bugfixes in Jim Tcl.

• Need a crash course in Tcl?

See Chapter 23 [Tcl Crash Course], page 204.

### 4 Running

Properly installing OpenOCD sets up your operating system to grant it access to the debug adapters. On Linux, this usually involves installing a file in /etc/udev/rules.d, so OpenOCD has permissions. An example rules file that works for many common adapters is shipped with OpenOCD in the contrib directory. MS-Windows needs complex and confusing driver configuration for every peripheral. Such issues are unique to each operating system, and are not detailed in this User's Guide.

Then later you will invoke the OpenOCD server, with various options to tell it how each debug session should work. The --help option shows:

bash\$ openocd --help

help	-h	display this help
version	-v	display OpenOCD version
file	-f	use configuration file <name></name>
search	-s	dir to search for config files and scripts
debug	-d	set debug level to 3
	-d <n></n>	set debug level to <level></level>
log_output	-1	redirect log output to file <name></name>
command	-c	run <command/>

If you don't give any -f or -c options, OpenOCD tries to read the configuration file openocd.cfg. To specify one or more different configuration files, use -f options. For example:

#### openocd -f config1.cfg -f config2.cfg -f config3.cfg

Configuration files and scripts are searched for in

- 1. the current directory,
- 2. any search dir specified on the command line using the -s option,
- 3. any search dir specified using the add\_script\_search\_dir command,
- 4. a directory in the OPENOCD\_SCRIPTS environment variable (if set),
- 5. %APPDATA%/OpenOCD (only on Windows),
- 6. \$HOME/Library/Preferences/org.openocd (only on Darwin),
- 7. \$XDG\_CONFIG\_HOME/openocd (\$XDG\_CONFIG\_HOME defaults to \$HOME/.config),
- 8. \$HOME/.openocd,
- 9. the site wide script library **\$pkgdatadir/site** and
- 10. the OpenOCD-supplied script library **\$pkgdatadir/scripts**.

The first found file with a matching file name will be used.

**Note:** Don't try to use configuration script names or paths which include the "#" character. That character begins Tcl comments.

#### 4.1 Simple setup, no customization

In the best case, you can use two scripts from one of the script libraries, hook up your JTAG adapter, and start the server ... and your JTAG setup will just work "out of the box". Always try to start by reusing those scripts, but assume you'll need more customization even if this works. See Chapter 5 [OpenOCD Project Setup], page 14.

If you find a script for your JTAG adapter, and for your board or target, you may be able to hook up your JTAG adapter then start the server with some variation of one of the following:

```
openocd -f interface/ADAPTER.cfg -f board/MYBOARD.cfg
openocd -f interface/ftdi/ADAPTER.cfg -f board/MYBOARD.cfg
```

You might also need to configure which reset signals are present, using -c 'reset\_config trst\_and\_srst' or something similar. If all goes well you'll see output something like

Seeing that "tap/device found" message, and no warnings, means the JTAG communication is working. That's a key milestone, but you'll probably need more project-specific setup.

### 4.2 What OpenOCD does as it starts

OpenOCD starts by processing the configuration commands provided on the command line or, if there were no -c command or -f file.cfg options given, in openocd.cfg. See [Configuration Stage], page 32. At the end of the configuration stage it verifies the JTAG scan chain defined using those commands; your configuration should ensure that this always succeeds. Normally, OpenOCD then starts running as a server. Alternatively, commands may be used to terminate the configuration stage early, perform work (such as updating some flash memory), and then shut down without acting as a server.

Once OpenOCD starts running as a server, it waits for connections from clients (Telnet, GDB, RPC) and processes the commands issued through those channels.

If you are having problems, you can enable internal debug messages via the -d option.

Also it is possible to interleave Jim Tcl commands w/config scripts using the -c command line switch.

To enable debug output (when reporting problems or working on OpenOCD itself), use the -d command line switch. This sets the debug\_level to "3", outputting the most information, including debug messages. The default setting is "2", outputting only informational messages, warnings and errors. You can also change this setting from within a telnet or gdb session using debug\_level<n> (see [debug\_level], page 140).

You can redirect all output from the server to a file using the -l <logfile> switch.

Note! OpenOCD will launch the GDB & telnet server even if it can not establish a connection with the target. In general, it is possible for the JTAG controller to be unresponsive until the target is set up correctly via e.g. GDB monitor commands in a GDB init script.

### 5 OpenOCD Project Setup

To use OpenOCD with your development projects, you need to do more than just connect the JTAG adapter hardware (dongle) to your development board and start the OpenOCD server. You also need to configure your OpenOCD server so that it knows about your adapter and board, and helps your work. You may also want to connect OpenOCD to GDB, possibly using Eclipse or some other GUI.

#### 5.1 Hooking up the JTAG Adapter

Today's most common case is a dongle with a JTAG cable on one side (such as a ribbon cable with a 10-pin or 20-pin IDC connector) and a USB cable on the other. Instead of USB, some dongles use Ethernet; older ones may use a PC parallel port, or even a serial port.

- 1. Start with power to your target board turned off, and nothing connected to your JTAG adapter. If you're particularly paranoid, unplug power to the board. It's important to have the ground signal properly set up, unless you are using a JTAG adapter which provides galvanic isolation between the target board and the debugging host.
- 2. Be sure it's the right kind of JTAG connector. If your dongle has a 20-pin ARM connector, you need some kind of adapter (or octopus, see below) to hook it up to boards using 14-pin or 10-pin connectors ... or to 20-pin connectors which don't use ARM's pinout.

In the same vein, make sure the voltage levels are compatible. Not all JTAG adapters have the level shifters needed to work with 1.2 Volt boards.

3. Be certain the cable is properly oriented or you might damage your board. In most cases there are only two possible ways to connect the cable. Connect the JTAG cable from your adapter to the board. Be sure it's firmly connected.

In the best case, the connector is keyed to physically prevent you from inserting it wrong. This is most often done using a slot on the board's male connector housing, which must match a key on the JTAG cable's female connector. If there's no housing, then you must look carefully and make sure pin 1 on the cable hooks up to pin 1 on the board. Ribbon cables are frequently all grey except for a wire on one edge, which is red. The red wire is pin 1.

Sometimes dongles provide cables where one end is an "octopus" of color coded singlewire connectors, instead of a connector block. These are great when converting from one JTAG pinout to another, but are tedious to set up. Use these with connector pinout diagrams to help you match up the adapter signals to the right board pins.

4. *Connect the adapter's other end* once the JTAG cable is connected. A USB, parallel, or serial port connector will go to the host which you are using to run OpenOCD. For Ethernet, consult the documentation and your network administrator.

For USB-based JTAG adapters you have an easy sanity check at this point: does the host operating system see the JTAG adapter? If you're running Linux, try the lsusb command. If that host is an MS-Windows host, you'll need to install a driver before OpenOCD works.

5. Connect the adapter's power supply, if needed. This step is primarily for non-USB adapters, but sometimes USB adapters need extra power.

6. *Power up the target board.* Unless you just let the magic smoke escape, you're now ready to set up the OpenOCD server so you can use JTAG to work with that board.

Talk with the OpenOCD server using telnet (telnet localhost 4444 on many systems) or GDB. See Chapter 20 [GDB and OpenOCD], page 191.

#### 5.2 Project Directory

There are many ways you can configure OpenOCD and start it up.

A simple way to organize them all involves keeping a single directory for your work with a given board. When you start OpenOCD from that directory, it searches there first for configuration files, scripts, files accessed through semihosting, and for code you upload to the target board. It is also the natural place to write files, such as log files and data you download from the board.

#### 5.3 Configuration Basics

There are two basic ways of configuring OpenOCD, and a variety of ways you can mix them. Think of the difference as just being how you start the server:

- Many -f file or -c command options on the command line
- No options, but a user config file in the current directory named openocd.cfg

Here is an example openocd.cfg file for a setup using a Signalyzer FT2232-based JTAG adapter to talk to a board with an Atmel AT91SAM7X256 microcontroller:

```
source [find interface/ftdi/signalyzer.cfg]
# GDB can also flash my flash!
gdb memory_map enable
gdb flash_program enable
```

source [find target/sam7x256.cfg]

Here is the command line equivalent of that configuration:

```
openocd -f interface/ftdi/signalyzer.cfg \
    -c "gdb memory_map enable" \
    -c "gdb flash_program enable" \
    -f target/sam7x256.cfg
```

You could wrap such long command lines in shell scripts, each supporting a different development task. One might re-flash the board with a specific firmware version. Another might set up a particular debugging or run-time environment.

Important: At this writing (October 2009) the command line method has problems with how it treats variables. For example, after -c "set VAR value", or doing the same in a script, the variable VAR will have no value that can be tested in a later script.

Here we will focus on the simpler solution: one user config file, including basic configuration plus any Tcl procedures to simplify your work.

#### 5.4 User Config Files

A user configuration file ties together all the parts of a project in one place. One of the following will match your situation best:

• Ideally almost everything comes from configuration files provided by someone else. For example, OpenOCD distributes a scripts directory (probably in /usr/share/openocd/scripts on Linux). Board and tool vendors can provide these too, as can individual user sites; the -s command line option lets you say where to find these files. (See Chapter 4 [Running], page 12.) The AT91SAM7X256 example above works this way.

Three main types of non-user configuration file each have their own subdirectory in the scripts directory:

- 1. interface one for each different debug adapter;
- 2. **board** one for each different board
- 3. target the chips which integrate CPUs and other JTAG TAPs

Best case: include just two files, and they handle everything else. The first is an interface config file. The second is board-specific, and it sets up the JTAG TAPs and their GDB targets (by deferring to some target.cfg file), declares all flash memory, and leaves you nothing to do except meet your deadline:

```
source [find interface/olimex-jtag-tiny.cfg]
source [find board/csb337.cfg]
```

Boards with a single microcontroller often won't need more than the target config file, as in the AT91SAM7X256 example. That's because there is no external memory (flash, DDR RAM), and the board differences are encapsulated by application code.

- Maybe you don't know yet what your board looks like to JTAG. Once you know the interface.cfg file to use, you may need help from OpenOCD to discover what's on the board. Once you find the JTAG TAPs, you can just search for appropriate target and board configuration files ... or write your own, from the bottom up. See [Autoprobing], page 71.
- You can often reuse some standard config files but need to write a few new ones, probably a **board.cfg** file. You will be using commands described later in this User's Guide, and working with the guidelines in the next chapter.

For example, there may be configuration files for your JTAG adapter and target chip, but you need a new board-specific config file giving access to your particular flash chips. Or you might need to write another target chip configuration file for a new chip built around the Cortex-M3 core.

Note: When you write new configuration files, please submit them for inclusion in the next OpenOCD release. For example, a board/newboard.cfg file will help the next users of that board, and a target/newcpu.cfg will help support users of any board using that chip.

• You may need to write some C code. It may be as simple as supporting a new FT2232 or parport based adapter; a bit more involved, like a NAND or NOR flash controller driver; or a big piece of work like supporting a new chip architecture.

Reuse the existing config files when you can. Look first in the scripts/boards area, then scripts/targets. You may find a board configuration that's a good example to follow.

When you write config files, separate the reusable parts (things every user of that interface, chip, or board needs) from ones specific to your environment and debugging approach.

- For example, a gdb-attach event handler that invokes the reset init command will interfere with debugging early boot code, which performs some of the same actions that the reset-init event handler does.
- Likewise, the arm9 vector\_catch command (or its siblings xscale vector\_catch and cortex\_m vector\_catch) can be a time-saver during some debug sessions, but don't make everyone use that either. Keep those kinds of debugging aids in your user config file, along with messaging and tracing setup. (See [Software Debug Messages and Tracing], page 181.)
- You might need to override some defaults. For example, you might need to move, shrink, or back up the target's work area if your application needs much SRAM.
- TCP/IP port configuration is another example of something which is environment-specific, and should only appear in a user config file. See [TCP/IP Ports], page 33.

#### 5.5 Project-Specific Utilities

A few project-specific utility routines may well speed up your work. Write them, and keep them in your project's user config file.

For example, if you are making a boot loader work on a board, it's nice to be able to debug the "after it's loaded to RAM" parts separately from the finicky early code which sets up the DDR RAM controller and clocks. A script like this one, or a more GDB-aware sibling, may help:

```
proc ramboot { } {
    # Reset, running the target's "reset-init" scripts
    # to initialize clocks and the DDR RAM controller.
    # Leave the CPU halted.
    reset init
    # Load CONFIG_SKIP_LOWLEVEL_INIT version into DDR RAM.
    load_image u-boot.bin 0x20000000
    # Start running.
    resume 0x20000000
}
```

Then once that code is working you will need to make it boot from NOR flash; a different utility would help. Alternatively, some developers write to flash using GDB. (You might use a similar script if you're working with a flash based microcontroller application instead of a boot loader.)

```
proc newboot { } {
    # Reset, leaving the CPU halted. The "reset-init" event
    # proc gives faster access to the CPU and to NOR flash;
    # "reset halt" would be slower.
    reset init
```

}

```
# Write standard version of U-Boot into the first two
# sectors of NOR flash ... the standard version should
# do the same lowlevel init as "reset-init".
flash protect 0 0 1 off
flash erase_sector 0 0 1
flash write_bank 0 u-boot.bin 0x0
flash protect 0 0 1 on
# Reboot from scratch using that new boot loader.
reset run
```

You may need more complicated utility procedures when booting from NAND. That often involves an extra bootloader stage, running from on-chip SRAM to perform DDR RAM setup so it can load the main bootloader code (which won't fit into that SRAM).

Other helper scripts might be used to write production system images, involving considerably more than just a three stage bootloader.

#### 5.6 Target Software Changes

Sometimes you may want to make some small changes to the software you're developing, to help make JTAG debugging work better. For example, in C or assembly language code you might use **#ifdef JTAG\_DEBUG** (or its converse) around code handling issues like:

• Watchdog Timers... Watchdog timers are typically used to automatically reset systems if some application task doesn't periodically reset the timer. (The assumption is that the system has locked up if the task can't run.) When a JTAG debugger halts the system, that task won't be able to run and reset the timer ... potentially causing resets in the middle of your debug sessions.

It's rarely a good idea to disable such watchdogs, since their usage needs to be debugged just like all other parts of your firmware. That might however be your only option.

Look instead for chip-specific ways to stop the watchdog from counting while the system is in a debug halt state. It may be simplest to set that non-counting mode in your debugger startup scripts. You may however need a different approach when, for example, a motor could be physically damaged by firmware remaining inactive in a debug halt state. That might involve a type of firmware mode where that "non-counting" mode is disabled at the beginning then re-enabled at the end; a watchdog reset might fire and complicate the debug session, but hardware (or people) would be protected.<sup>1</sup>

• **ARM Semihosting**... When linked with a special runtime library provided with many toolchains<sup>2</sup>, your target code can use I/O facilities on the debug host. That library provides a small set of system calls which are handled by OpenOCD. It can let the

<sup>&</sup>lt;sup>1</sup> Note that many systems support a "monitor mode" debug that is a somewhat cleaner way to address such issues. You can think of it as only halting part of the system, maybe just one task, instead of the whole thing. At this writing, January 2010, OpenOCD based debugging does not support monitor mode debug, only "halt mode" debug.

<sup>&</sup>lt;sup>2</sup> See chapter 8 "Semihosting" in ARM DUI 0203I (http://infocenter.arm.com/help/topic/com.arm.doc. dui0203i/DUI0203I\_rvct\_developer\_guide.pdf), the "RealView Compilation Tools Developer Guide". The CodeSourcery EABI toolchain also includes a semihosting library.

debugger provide your system console and a file system, helping with early debugging or providing a more capable environment for sometimes-complex tasks like installing system firmware onto NAND or SPI flash.

• ARM Wait-For-Interrupt... Many ARM chips synchronize the JTAG clock using the core clock. Low power states which stop that core clock thus prevent JTAG access. Idle loops in tasking environments often enter those low power states via the WFI instruction (or its coprocessor equivalent, before ARMv7).

You may want to *disable that instruction* in source code, or otherwise prevent using that state, to ensure you can get JTAG access at any time.<sup>3</sup> For example, the OpenOCD halt command may not work for an idle processor otherwise.

• **Delay after reset**... Not all chips have good support for debugger access right after reset; many LPC2xxx chips have issues here. Similarly, applications that reconfigure pins used for JTAG access as they start will also block debugger access.

To work with boards like this, *enable a short delay loop* the first thing after reset, before "real" startup activities. For example, one second's delay is usually more than enough time for a JTAG debugger to attach, so that early code execution can be debugged or firmware can be replaced.

• Debug Communications Channel (DCC)... Some processors include mechanisms to send messages over JTAG. Many ARM cores support these, as do some cores from other vendors. (OpenOCD may be able to use this DCC internally, speeding up some operations like writing to memory.)

Your application may want to deliver various debugging messages over JTAG, by *linking* with a small library of code provided with OpenOCD and using the utilities there to send various kinds of message. See [Software Debug Messages and Tracing], page 181.

#### 5.7 Target Hardware Setup

Chip vendors often provide software development boards which are highly configurable, so that they can support all options that product boards may require. *Make sure that any jumpers or switches match the system configuration you are working with.* 

Common issues include:

- JTAG setup ... Boards may support more than one JTAG configuration. Examples include jumpers controlling pullups versus pulldowns on the nTRST and/or nSRST signals, and choice of connectors (e.g. which of two headers on the base board, or one from a daughtercard). For some Texas Instruments boards, you may need to jumper the EMU0 and EMU1 signals (which OpenOCD won't currently control).
- **Boot Modes** ... Complex chips often support multiple boot modes, controlled by external jumpers. Make sure this is set up correctly. For example many i.MX boards from NXP need to be jumpered to "ATX mode" to start booting using the on-chip ROM, when using second stage bootloader code stored in a NAND flash chip.

<sup>&</sup>lt;sup>3</sup> As a more polite alternative, some processors have special debug-oriented registers which can be used to change various features including how the low power states are clocked while debugging. The STM32 DBGMCU\_CR register is an example; at the cost of extra power consumption, JTAG can be used during low power states.

Such explicit configuration is common, and not limited to booting from NAND. You might also need to set jumpers to start booting using code loaded from an MMC/SD card; external SPI flash; Ethernet, UART, or USB links; NOR flash; OneNAND flash; some external host; or various other sources.

• Memory Addressing ... Boards which support multiple boot modes may also have jumpers to configure memory addressing. One board, for example, jumpers external chipselect 0 (used for booting) to address either a large SRAM (which must be preloaded via JTAG), NOR flash, or NAND flash. When it's jumpered to address NAND flash, that board must also be told to start booting from on-chip ROM.

Your board.cfg file may also need to be told this jumper configuration, so that it can know whether to declare NOR flash using flash bank or instead declare NAND flash with nand device; and likewise which probe to perform in its reset-init handler.

A closely related issue is bus width. Jumpers might need to distinguish between 8 bit or 16 bit bus access for the flash used to start booting.

• **Peripheral Access** ... Development boards generally provide access to every peripheral on the chip, sometimes in multiple modes (such as by providing multiple audio codec chips). This interacts with software configuration of pin multiplexing, where for example a given pin may be routed either to the MMC/SD controller or the GPIO controller. It also often interacts with configuration jumpers. One jumper may be used to route signals to an MMC/SD card slot or an expansion bus (which might in turn affect booting); others might control which audio or video codecs are used.

Plus you should of course have **reset-init** event handlers which set up the hardware to match that jumper configuration. That includes in particular any oscillator or PLL used to clock the CPU, and any memory controllers needed to access external memory and peripherals. Without such handlers, you won't be able to access those resources without working target firmware which can do that setup ... this can be awkward when you're trying to debug that target firmware. Even if there's a ROM bootloader which handles a few issues, it rarely provides full access to all board-specific capabilities.

### 6 Config File Guidelines

This chapter is aimed at any user who needs to write a config file, including developers and integrators of OpenOCD and any user who needs to get a new board working smoothly. It provides guidelines for creating those files.

You should find the following directories under \$(INSTALLDIR)/scripts, with config files maintained upstream. Use them as-is where you can; or as models for new files.

- interface ... These are for debug adapters. Files that specify configuration to use specific JTAG, SWD and other adapters go here.
- board ... Think Circuit Board, PWA, PCB, they go by many names. Board files contain initialization items that are specific to a board.

They reuse target configuration files, since the same microprocessor chips are used on many boards, but support for external parts varies widely. For example, the SDRAM initialization sequence for the board, or the type of external flash and what address it uses. Any initialization sequence to enable that external flash or SDRAM should be found in the board file. Boards may also contain multiple targets: two CPUs; or a CPU and an FPGA.

- target ... Think chip. The "target" directory represents the JTAG TAPs on a chip which OpenOCD should control, not a board. Two common types of targets are ARM chips and FPGA or CPLD chips. When a chip has multiple TAPs (maybe it has both ARM and DSP cores), the target config file defines all of them.
- *more* ... browse for other library files which may be useful. For example, there are various generic and CPU-specific utilities.

The openocd.cfg user config file may override features in any of the above files by setting variables before sourcing the target file, or by adding commands specific to their situation.

#### 6.1 Interface Config Files

The user config file should be able to source one of these files with a command like this:

source [find interface/FOOBAR.cfg]

A preconfigured interface file should exist for every debug adapter in use today with OpenOCD. That said, perhaps some of these config files have only been used by the developer who created it.

A separate chapter gives information about how to set these up. See Chapter 8 [Debug Adapter Configuration], page 37. Read the OpenOCD source code (and Developer's Guide) if you have a new kind of hardware interface and need to provide a driver for it.

find 'filename'

[Command]

Prints full path to filename according to OpenOCD search rules.

ocd\_find 'filename'

[Command]

Prints full path to *filename* according to OpenOCD search rules. This is a low level function used by the find. Usually you want to use find, instead.

#### 6.2 Board Config Files

The user config file should be able to source one of these files with a command like this:

source [find board/FOOBAR.cfg]

The point of a board config file is to package everything about a given board that user config files need to know. In summary the board files should contain (if present)

- 1. One or more source [find target/...cfg] statements
- 2. NOR flash configuration (see [NOR Configuration], page 87)
- 3. NAND flash configuration (see [NAND Configuration], page 128)
- 4. Target reset handlers for SDRAM and I/O configuration
- 5. JTAG adapter reset configuration (see Chapter 9 [Reset Configuration], page 61)
- 6. All things that are not "inside a chip"

Generic things inside target chips belong in target config files, not board config files. So for example a **reset-init** event handler should know board-specific oscillator and PLL parameters, which it passes to target-specific utility code.

The most complex task of a board config file is creating such a **reset-init** event handler. Define those handlers last, after you verify the rest of the board configuration works.

#### 6.2.1 Communication Between Config files

In addition to target-specific utility code, another way that board and target config files communicate is by following a convention on how to use certain variables.

The full Tcl/Tk language supports "namespaces", but Jim Tcl does not. Thus the rule we follow in OpenOCD is this: Variables that begin with a leading underscore are temporary in nature, and can be modified and used at will within a target configuration file.

Complex board config files can do the things like this, for a board with three chips:

```
# Chip #1: PXA270 for network side, big endian
set CHIPNAME network
set ENDIAN big
source [find target/pxa270.cfg]
# on return: _TARGETNAME = network.cpu
# other commands can refer to the "network.cpu" target.
$_TARGETNAME configure .... events for this CPU..
# Chip #2: PXA270 for video side, little endian
set CHIPNAME video
set ENDIAN little
source [find target/pxa270.cfg]
# on return: _TARGETNAME = video.cpu
# other commands can refer to the "video.cpu" target.
$_TARGETNAME configure .... events for this CPU..
# Chip #3: Xilinx FPGA for glue logic
set CHIPNAME xilinx
unset ENDIAN
```

#### source [find target/spartan3.cfg]

That example is oversimplified because it doesn't show any flash memory, or the **reset-init** event handlers to initialize external DRAM or (assuming it needs it) load a configuration into the FPGA. Such features are usually needed for low-level work with many boards, where "low level" implies that the board initialization software may not be working. (That's a common reason to need JTAG tools. Another is to enable working with microcontroller-based systems, which often have no debugging support except a JTAG connector.)

Target config files may also export utility functions to board and user config files. Such functions should use name prefixes, to help avoid naming collisions.

Board files could also accept input variables from user config files. For example, there might be a J4\_JUMPER setting used to identify what kind of flash memory a development board is using, or how to set up other clocks and peripherals.

#### 6.2.2 Variable Naming Convention

Most boards have only one instance of a chip. However, it should be easy to create a board with more than one such chip (as shown above). Accordingly, we encourage these conventions for naming variables associated with different target.cfg files, to promote consistency and so that board files can override target defaults.

Inputs to target config files include:

- CHIPNAME ... This gives a name to the overall chip, and is used as part of tap identifier dotted names. While the default is normally provided by the chip manufacturer, board files may need to distinguish between instances of a chip.
- ENDIAN ... By default little although chips may hard-wire big. Chips that can't change endianness don't need to use this variable.
- CPUTAPID ... When OpenOCD examines the JTAG chain, it can be told verify the chips against the JTAG IDCODE register. The target file will hold one or more defaults, but sometimes the chip in a board will use a different ID (perhaps a newer revision).

Outputs from target config files include:

• \_TARGETNAME ... By convention, this variable is created by the target configuration script. The board configuration file may make use of this variable to configure things like a "reset init" script, or other things specific to that board and that target. If the chip has 2 targets, the names are \_TARGETNAME0, \_TARGETNAME1, ... etc.

#### 6.2.3 The reset-init Event Handler

Board config files run in the OpenOCD configuration stage; they can't use TAPs or targets, since they haven't been fully set up yet. This means you can't write memory or access chip registers; you can't even verify that a flash chip is present. That's done later in event handlers, of which the target **reset-init** handler is one of the most important.

Except on microcontrollers, the basic job of **reset-init** event handlers is setting up flash and DRAM, as normally handled by boot loaders. Microcontrollers rarely use boot loaders; they run right out of their on-chip flash and SRAM memory. But they may want to use one of these handlers too, if just for developer convenience.

**Note:** Because this is so very board-specific, and chip-specific, no examples are included here. Instead, look at the board config files distributed with

OpenOCD. If you have a boot loader, its source code will help; so will configuration files for other JTAG tools (see [Translating Configuration Files], page 30).

Some of this code could probably be shared between different boards. For example, setting up a DRAM controller often doesn't differ by much except the bus width (16 bits or 32?) and memory timings, so a reusable Tcl procedure loaded by the target.cfg file might take those as parameters. Similarly with oscillator, PLL, and clock setup; and disabling the watchdog. Structure the code cleanly, and provide comments to help the next developer doing such work. (You might be that next person trying to reuse init code!)

The last thing normally done in a **reset-init** handler is probing whatever flash memory was configured. For most chips that needs to be done while the associated target is halted, either because JTAG memory access uses the CPU or to prevent conflicting CPU access.

#### 6.2.4 JTAG Clock Rate

Before your reset-init handler has set up the PLLs and clocking, you may need to run with a low JTAG clock rate. See [JTAG Speed], page 59. Then you'd increase that rate after your handler has made it possible to use the faster JTAG clock. When the initial low speed is board-specific, for example because it depends on a board-specific oscillator speed, then you should probably set it up in the board config file; if it's target-specific, it belongs in the target config file.

For most ARM-based processors the fastest JTAG clock<sup>1</sup> is one sixth of the CPU clock; or one eighth for ARM11 cores. Consult chip documentation to determine the peak JTAG clock rate, which might be less than that.

**Warning:** On most ARMs, JTAG clock detection is coupled to the core clock, so software using a **wait for interrupt** operation blocks JTAG access. Adaptive clocking provides a partial workaround, but a more complete solution just avoids using that instruction with JTAG debuggers.

If both the chip and the board support adaptive clocking, use the jtag\_rclk command, in case your board is used with JTAG adapter which also supports it. Otherwise use adapter speed. Set the slow rate at the beginning of the reset sequence, and the faster rate as soon as the clocks are at full speed.

#### 6.2.5 The init\_board procedure

The concept of init\_board procedure is very similar to init\_targets (See [The init\_targets procedure], page 29.) - it's a replacement of "linear" configuration scripts. This procedure is meant to be executed when OpenOCD enters run stage (See [Entering the Run Stage], page 32,) after init\_targets. The idea to have separate init\_targets and init\_board procedures is to allow the first one to configure everything target specific (internal flash, internal RAM, etc.) and the second one to configure everything board specific (reset signals, chip frequency, reset-init event handler, external memory, etc.). Additionally "linear" board config file will most likely fail when target config file uses init\_targets scheme ("linear" script is executed before init and init\_targets - after), so separating these two configuration stages is very convenient, as the easiest way to overcome this problem is to convert board config file to use init\_board procedure. Board config scripts don't need to override init\_targets defined in target config files when they only need to add some specifics.

<sup>&</sup>lt;sup>1</sup> A FAQ http://www.arm.com/support/faqdev/4170.html gives details.

Just as init\_targets, the init\_board procedure can be overridden by "next level" script (which sources the original), allowing greater code reuse.

```
### board_file.cfg ###
# source target file that does most of the config in init_targets
source [find target/target.cfg]
proc enable_fast_clock {} {
    # enables fast on-board clock source
    # configures the chip to use it
}
# initialize only board specifics - reset, clock, adapter frequency
proc init_board {} {
    reset_config trst_and_srst trst_pulls_srst
    $_TARGETNAME configure -event reset-start {
        adapter speed 100
    }
    $_TARGETNAME configure -event reset-init {
        enable_fast_clock
        adapter speed 10000
    }
}
```

#### 6.3 Target Config Files

Board config files communicate with target config files using naming conventions as described above, and may source one or more target config files like this:

```
source [find target/FOOBAR.cfg]
```

The point of a target config file is to package everything about a given chip that board config files need to know. In summary the target files should contain

- 1. Set defaults
- 2. Add TAPs to the scan chain
- 3. Add CPU targets (includes GDB support)
- 4. CPU/Chip/CPU-Core specific features
- 5. On-Chip flash

As a rule of thumb, a target file sets up only one chip. For a microcontroller, that will often include a single TAP, which is a CPU needing a GDB target, and its on-chip flash.

More complex chips may include multiple TAPs, and the target config file may need to define them all before OpenOCD can talk to the chip. For example, some phone chips have JTAG scan chains that include an ARM core for operating system use, a DSP, another ARM core embedded in an image processing engine, and other processing engines.

#### 6.3.1 Default Value Boiler Plate Code

All target configuration files should start with code like this, letting board config files express environment-specific differences in how things should be set up.

```
# Boards may override chip names, perhaps based on role,
# but the default should match what the vendor uses
if { [info exists CHIPNAME] } {
   set _CHIPNAME $CHIPNAME
} else {
   set _CHIPNAME sam7x256
}
# ONLY use ENDIAN with targets that can change it.
if { [info exists ENDIAN] } {
   set _ENDIAN $ENDIAN
} else {
   set _ENDIAN little
}
# TAP identifiers may change as chips mature, for example with
# new revision fields (the "3" here). Pick a good default; you
# can pass several such identifiers to the "jtag newtap" command.
if { [info exists CPUTAPID ] } {
   set _CPUTAPID $CPUTAPID
} else {
   set _CPUTAPID 0x3f0f0f0f
}
```

*Remember:* Board config files may include multiple target config files, or the same target file multiple times (changing at least CHIPNAME).

Likewise, the target configuration file should define \_TARGETNAME (or \_TARGETNAME0 etc) and use it later on when defining debug targets:

```
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm7tdmi -chain-position $_TARGETNAME
```

#### 6.3.2 Adding TAPs to the Scan Chain

After the "defaults" are set up, add the TAPs on each chip to the JTAG scan chain. See Chapter 10 [TAP Declaration], page 66, and the naming convention for taps.

In the simplest case the chip has only one TAP, probably for a CPU or FPGA. The config file for the Atmel AT91SAM7X256 looks (in part) like this:

```
jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
```

A board with two such at91sam7 chips would be able to source such a config file twice, with different values for CHIPNAME, so it adds a different TAP each time.

If there are nonzero -expected-id values, OpenOCD attempts to verify the actual tap id against those values. It will issue error messages if there is mismatch, which can help to pinpoint problems in OpenOCD configurations.

JTAG tap: sam7x256.cpu tap/device found: 0x3f0f0f0f

(Manufacturer: 0x787, Part: 0xf0f0, Version: 0x3) ERROR: Tap: sam7x256.cpu - Expected id: 0x12345678, Got: 0x3f0f0f0f ERROR: expected: mfg: 0x33c, part: 0x2345, ver: 0x1 ERROR: got: mfg: 0x787, part: 0xf0f0, ver: 0x3

There are more complex examples too, with chips that have multiple TAPs. Ones worth looking at include:

- target/omap3530.cfg with disabled ARM and DSP, plus a JRC to enable them
- target/str912.cfg with flash, CPU, and boundary scan
- target/ti\_dm355.cfg with ETM, ARM, and JRC (this JRC is not currently used)

#### 6.3.3 Add CPU targets

After adding a TAP for a CPU, you should set it up so that GDB and other commands can use it. See Chapter 11 [CPU Configuration], page 75. For the at91sam7 example above, the command can look like this; note that **\$\_ENDIAN** is not needed, since OpenOCD defaults to little endian, and this chip doesn't support changing that.

```
set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME arm7tdmi -chain-position $_TARGETNAME
```

Work areas are small RAM areas associated with CPU targets. They are used by OpenOCD to speed up downloads, and to download small snippets of code to program flash chips. If the chip includes a form of "on-chip-ram" - and many do - define a work area if you can. Again using the at91sam7 as an example, this can look like:

```
$_TARGETNAME configure -work-area-phys 0x00200000 \
          -work-area-size 0x4000 -work-area-backup 0
```

#### 6.3.4 Define CPU targets working in SMP

After setting targets, you can define a list of targets working in SMP.

```
set _TARGETNAME_1 $_CHIPNAME.cpu1
set _TARGETNAME_2 $_CHIPNAME.cpu2
target create $_TARGETNAME_1 cortex_a -chain-position $_CHIPNAME.dap \
-coreid 0 -dbgbase $_DAP_DBG1
target create $_TARGETNAME_2 cortex_a -chain-position $_CHIPNAME.dap \
-coreid 1 -dbgbase $_DAP_DBG2
#define 2 targets working in smp.
target smp $_CHIPNAME.cpu2 $_CHIPNAME.cpu1
```

In the above example on cortex\_a, 2 cpus are working in SMP. In SMP only one GDB instance is created and :

- a set of hardware breakpoint sets the same breakpoint on all targets in the list.
- halt command triggers the halt of all targets in the list.
- resume command triggers the write context and the restart of all targets in the list.
- following a breakpoint: the target stopped by the breakpoint is displayed to the GDB session.
- dedicated GDB serial protocol packets are implemented for switching/retrieving the target displayed by the GDB session see [Using OpenOCD SMP with GDB], page 195.

The SMP behaviour can be disabled/enabled dynamically. On cortex\_a following command have been implemented.

- cortex\_a smp on : enable SMP mode, behaviour is as described above.
- cortex\_a smp off : disable SMP mode, the current target is the one displayed in the GDB session, only this target is now controlled by GDB session. This behaviour is useful during system boot up.
- cortex\_a smp : display current SMP mode.
- cortex\_a smp\_gdb : display/fix the core id displayed in GDB session see following example.

```
>cortex_a smp_gdb
gdb coreid 0 -> -1
#0 : coreid 0 is displayed to GDB ,
#-> -1 : next resume triggers a real resume
> cortex_a smp_gdb 1
gdb coreid 0 -> 1
#0 :coreid 0 is displayed to GDB ,
#->1 : next resume displays coreid 1 to GDB
> resume
> cortex_a smp_gdb
gdb coreid 1 -> 1
#1 :coreid 1 is displayed to GDB ,
#->1 : next resume displays coreid 1 to GDB
> cortex_a smp_gdb -1
gdb coreid 1 -> -1
#1 :coreid 1 is displayed to GDB,
#->-1 : next resume triggers a real resume
```

## 6.3.5 Chip Reset Setup

As a rule, you should put the **reset\_config** command into the board file. Most things you think you know about a chip can be tweaked by the board.

Some chips have specific ways the TRST and SRST signals are managed. In the unusual case that these are *chip specific* and can never be changed by board wiring, they could go here. For example, some chips can't support JTAG debugging without both signals.

Provide a **reset-assert** event handler if you can. Such a handler uses JTAG operations to reset the target, letting this target config be used in systems which don't provide the optional SRST signal, or on systems where you don't want to reset all targets at once. Such a handler might write to chip registers to force a reset, use a JRC to do that (preferable – the target may be wedged!), or force a watchdog timer to trigger. (For Cortex-M targets, this is not necessary. The target driver knows how to use trigger an NVIC reset when SRST is not available.)

Some chips need special attention during reset handling if they're going to be used with JTAG. An example might be needing to send some commands right after the target's TAP has been reset, providing a **reset-deassert-post** event handler that writes a chip register to report that JTAG debugging is being done. Another would be reconfiguring the watchdog so that it stops counting while the core is halted in the debugger.

JTAG clocking constraints often change during reset, and in some cases target config files (rather than board config files) are the right places to handle some of those issues. For example, immediately after reset most chips run using a slower clock than they will use later. That means that after reset (and potentially, as OpenOCD first starts up) they must use a slower JTAG clock rate than they will use later. See [JTAG Speed], page 59.

**Important:** When you are debugging code that runs right after chip reset, getting these issues right is critical. In particular, if you see intermittent failures when OpenOCD verifies the scan chain after reset, look at how you are setting up JTAG clocking.

# 6.3.6 The init\_targets procedure

Target config files can either be "linear" (script executed line-by-line when parsed in configuration stage, See [Configuration Stage], page 32,) or they can contain a special procedure called init\_targets, which will be executed when entering run stage (after parsing all config files or after init command, See [Entering the Run Stage], page 32.) Such procedure can be overridden by "next level" script (which sources the original). This concept facilitates code reuse when basic target config files provide generic configuration procedures and init\_targets procedure, which can then be sourced and enhanced or changed in a "more specific" target config file. This is not possible with "linear" config scripts, because sourcing them executes every initialization commands they provide.

```
### generic_file.cfg ###
proc setup_my_chip {chip_name flash_size ram_size} {
    # basic initialization procedure ...
}
proc init_targets {} {
    # initializes generic chip with 4kB of flash and 1kB of RAM
    setup_my_chip MY_GENERIC_CHIP 4096 1024
}
### specific_file.cfg ###
source [find target/generic_file.cfg]
proc init_targets {} {
    # initializes specific chip with 128kB of flash and 64kB of RAM
    setup_my_chip MY_CHIP_WITH_128K_FLASH_64KB_RAM 131072 65536
}
```

The easiest way to convert "linear" config files to init\_targets version is to enclose every line of "code" (i.e. not source commands, procedures, etc.) in this procedure.

For an example of this scheme see LPC2000 target config files.

The init\_boards procedure is a similar concept concerning board config files (See [The init\_board procedure], page 24.)

# 6.3.7 The init\_target\_events procedure

A special procedure called init\_target\_events is run just after init\_targets (See [The init\_targets procedure], page 29.) and before init\_board (See [The init\_board procedure], page 24.) It is used to set up default target events for the targets that do not have those events already assigned.

# 6.3.8 ARM Core Specific Hacks

If the chip has a DCC, enable it. If the chip is an ARM9 with some special high speed download features - enable it.

If present, the MMU, the MPU and the CACHE should be disabled.

Some ARM cores are equipped with trace support, which permits examination of the instruction and data bus activity. Trace activity is controlled through an "Embedded Trace Module" (ETM) on one of the core's scan chains. The ETM emits voluminous data through a "trace port". (See [ARM Hardware Tracing], page 148.) If you are using an external trace port, configure it in your board config file. If you are using an on-chip "Embedded Trace Buffer" (ETB), configure it in your target config file.

etm config \$\_TARGETNAME 16 normal full etb
etb config \$\_TARGETNAME \$\_CHIPNAME.etb

# 6.3.9 Internal Flash Configuration

This applies **ONLY TO MICROCONTROLLERS** that have flash built in.

**Never ever** in the "target configuration file" define any type of flash that is external to the chip. (For example a BOOT flash on Chip Select 0.) Such flash information goes in a board file - not the TARGET (chip) file.

Examples:

- at91sam7x256 has 256K flash YES enable it.
- str912 has flash internal YES enable it.
- imx27 uses boot flash on CS0 it goes in the board file.
- pxa270 again CS0 flash it goes in the board file.

# 6.4 Translating Configuration Files

If you have a configuration file for another hardware debugger or toolset (Abatron, BDI2000, BDI3000, CCS, Lauterbach, SEGGER, Macraigor, etc.), translating it into OpenOCD syntax is often quite straightforward. The most tricky part of creating a configuration script is oftentimes the reset init sequence where e.g. PLLs, DRAM and the like is set up.

One trick that you can use when translating is to write small Tcl procedures to translate the syntax into OpenOCD syntax. This can avoid manual translation errors and make it easier to convert other scripts later on.

Example of transforming quirky arguments to a simple search and replace job:

```
# Lauterbach syntax(?)
#
# Data.Set c15:0x042f %long 0x40000015
#
```

```
# OpenOCD syntax when using procedure below.
#
# setc15 0x01 0x00050078
proc setc15 {regs value} {
    global TARGETNAME
    echo [format "set p15 0x%04x, 0x%08x" $regs $value]
    arm mcr 15 [expr {($regs >> 12) & 0x7}] \
        [expr {($regs >> 0) & 0xf}] [expr {($regs >> 4) & 0xf}] \
        [expr {($regs >> 8) & 0x7}] $value
}
```

# 7 Server Configuration

The commands here are commonly found in the openocd.cfg file and are used to specify what TCP/IP ports are used, and how GDB should be supported.

# 7.1 Configuration Stage

When the OpenOCD server process starts up, it enters a *configuration stage* which is the only time that certain commands, *configuration commands*, may be issued. Normally, configuration commands are only available inside startup scripts.

In this manual, the definition of a configuration command is presented as a *Config Com*mand, not as a *Command* which may be issued interactively. The runtime help command also highlights configuration commands, and those which may be issued at any time.

Those configuration commands include declaration of TAPs, flash banks, the interface used for JTAG communication, and other basic setup. The server must leave the configuration stage before it may access or activate TAPs. After it leaves this stage, configuration commands may no longer be issued.

command mode [command\_name]

[Command]

Returns the command modes allowed by a command: 'any', 'config', or 'exec'. If no command is specified, returns the current command mode. Returns 'unknown' if an unknown command is given. Command can be multiple tokens. (command valid any time)

In this document, the modes are described as stages, 'config' and 'exec' mode correspond configuration stage and run stage. 'any' means the command can be executed in either stages. See [Configuration Stage], page 32, and See [Entering the Run Stage], page 32.

# 7.2 Entering the Run Stage

The first thing OpenOCD does after leaving the configuration stage is to verify that it can talk to the scan chain (list of TAPs) which has been configured. It will warn if it doesn't find TAPs it expects to find, or finds TAPs that aren't supposed to be there. You should see no errors at this point. If you see errors, resolve them by correcting the commands you used to configure the server. Common errors include using an initial JTAG speed that's too fast, and not providing the right IDCODE values for the TAPs on the scan chain.

Once OpenOCD has entered the run stage, a number of commands become available. A number of these relate to the debug targets you may have declared. For example, the mww command will not be available until a target has been successfully instantiated. If you want to use those commands, you may need to force entry to the run stage.

init

[Config Command]

This command terminates the configuration stage and enters the run stage. This helps when you need to have the startup scripts manage tasks such as resetting the target, programming flash, etc. To reset the CPU upon startup, add "init" and "reset" at the end of the config script or at the end of the OpenOCD command line using the -c command line switch.

If this command does not appear in any startup/configuration file OpenOCD executes the command for you after processing all configuration files and/or command line options.

**NOTE:** This command normally occurs near the end of your openocd.cfg file to force OpenOCD to "initialize" and make the targets ready. For example: If your openocd.cfg file needs to read/write memory on your target, init must occur before the memory read/write commands. This includes nand probe.

init calls the following internal OpenOCD commands to initialize corresponding subsystems:

[Config Command] target init transport init [Command] dap init [Command] flash init [Config Command] nand init [Config Command] pld init [Config Command] [Command] tpiu init At last, init executes all the commands that are specified in the Tcl list post\_init\_commands. The commands are executed in the same order they occupy in the list. If one of the commands fails, then the error is propagated and OpenOCD fails too.

lappend post\_init\_commands {echo "OpenOCD successfully initialized."}
lappend post\_init\_commands {echo "Have fun with OpenOCD !"}

#### noinit

[Config Command]

Prevent OpenOCD from implicit init call at the end of startup. Allows issuing configuration commands over telnet or Tcl connection. When you are done with configuration use init to enter the run stage.

jtag\_init

[Overridable Procedure]

This is invoked at server startup to verify that it can talk to the scan chain (list of TAPs) which has been configured.

The default implementation first tries jtag arp\_init, which uses only a lightweight JTAG reset before examining the scan chain. If that fails, it tries again, using a harder reset from the overridable procedure init\_reset.

Implementations must have verified the JTAG scan chain before they return. This is done by calling jtag arp\_init (or jtag arp\_init-reset).

# 7.3 TCP/IP Ports

The OpenOCD server accepts remote commands in several syntaxes. Each syntax uses a different TCP/IP port, which you may specify only during configuration (before those ports are opened).

For reasons including security, you may wish to prevent remote access using one or more of these ports. In such cases, just specify the relevant port number as "disabled".

You can request the operating system to select one of the available ports for the server by specifying the relevant port number as "0".

# gdb port [number]

[Config Command]

Normally gdb listens to a TCP/IP port, but GDB can also communicate via pipes(stdin/out or named pipes). The name "gdb port" stuck because it covers probably more than 90% of the normal use cases.

No arguments reports GDB port. "pipe" means listen to stdin output to stdout, an integer is base port number, "disabled" disables the gdb server.

When using "pipe", also use log\_output to redirect the log output to a file so as not to flood the stdin/out pipes.

Any other string is interpreted as named pipe to listen to. Output pipe is the same name as input pipe, but with 'o' appended, e.g. /var/gdb, /var/gdbo.

The GDB port for the first target will be the base port, the second target will listen on port +1, and so on. When not specified during the configuration stage, the port number defaults to 3333. When number is not a numeric value, incrementing it to compute the next port number does not work. In this case, specify the proper number for each target by using the option -gdb-port of the commands target create or **\$target\_name configure.** See [option -gdb-port], page 80.

Note: when using "gdb port pipe", increasing the default remote timeout in gdb (with 'set remotetimeout') is recommended. An insufficient timeout may cause initialization to fail with "Unknown remote qXfer reply: OK".

tcl port [number]

[Config Command]

Specify or query the port used for a simplified RPC connection that can be used by clients to issue Tcl commands and get the output from the Tcl engine. Intended as a machine interface. When not specified during the configuration stage, the port number defaults to 6666. When specified as "disabled", this service is not activated.

#### telnet port [number]

[Config Command] Specify or query the port on which to listen for incoming telnet connections. This port is intended for interaction with one human through Tcl commands. When not

specified during the configuration stage, the port *number* defaults to 4444. When specified as "disabled", this service is not activated.

# 7.4 GDB Configuration

You can reconfigure some GDB behaviors if needed. The ones listed here are static and global. See [Target Configuration], page 77, about configuring individual targets. See [Target Events], page 83, about configuring target-specific event handling.

- gdb breakpoint\_override [hard|soft|disable] [Command] Force breakpoint type for gdb break commands. This option supports GDB GUIs which don't distinguish hard versus soft breakpoints, if the default OpenOCD and GDB behaviour is not sufficient. GDB normally uses hardware breakpoints if the memory map has been set up for flash regions.
- gdb flash\_program (enable|disable) [Config Command] Set to enable to cause OpenOCD to program the flash memory when a vFlash packet is received. The default behaviour is enable.

gdb memory\_map (enable|disable) [Config Command] Set to enable to cause OpenOCD to send the memory configuration to GDB when requested. GDB will then know when to set hardware breakpoints, and program flash using the GDB load command. gdb flash\_program enable must also be enabled for flash programming to work. Default behaviour is enable. See [gdb flash\_program], page 34.

gdb report\_data\_abort (enable|disable) [Config Command] Specifies whether data aborts cause an error to be reported by GDB memory read packets. The default behaviour is disable; use enable see these errors reported.

- gdb report\_register\_access\_error (enable|disable) [Config Command] Specifies whether register accesses requested by GDB register read/write packets report errors or not. The default behaviour is disable; use enable see these errors reported.
- gdb target\_description (enable|disable) [Config Command] Set to enable to cause OpenOCD to send the target descriptions to gdb via qXfer:features:read packet. The default behaviour is enable.

gdb save\_tdesc

[Command]

Saves the target description file to the local file system. The file name is *target\_name.*xml.

# 7.5 Event Polling

Hardware debuggers are parts of asynchronous systems, where significant events can happen at any time. The OpenOCD server needs to detect some of these events, so it can report them to through Tcl command line or to GDB.

Examples of such events include:

- One of the targets can stop running ... maybe it triggers a code breakpoint or data watchpoint, or halts itself.
- Messages may be sent over "debug message" channels ... many targets support such messages sent over JTAG, for receipt by the person debugging or tools.
- Loss of power ... some adapters can detect these events.
- Resets not issued through JTAG ... such reset sources can include button presses or other system hardware, sometimes including the target itself (perhaps through a watchdog).
- Debug instrumentation sometimes supports event triggering such as "trace buffer full" (so it can quickly be emptied) or other signals (to correlate with code behavior).

None of those events are signaled through standard JTAG signals. However, most conventions for JTAG connectors include voltage level and system reset (SRST) signal detection. Some connectors also include instrumentation signals, which can imply events when those signals are inputs.

In general, OpenOCD needs to periodically check for those events, either by looking at the status of signals on the JTAG connector or by sending synchronous "tell me your status" JTAG requests to the various active targets. There is a command to manage and monitor that polling, which is normally done in the background.

### poll [on|off]

[Command]

Poll the current target for its current state. (Also, see [target curstate], page 82.) If that target is in debug mode, architecture specific information about the current state is printed. An optional parameter allows background polling to be enabled and disabled.

You could use this from the Tcl command shell, or from GDB using monitor poll command. Leave background polling enabled while you're using GDB.

# 8 Debug Adapter Configuration

Correctly installing OpenOCD includes making your operating system give OpenOCD access to debug adapters. Once that has been done, Tcl commands are used to select which one is used, and to configure how it is used.

**Note:** Because OpenOCD started out with a focus purely on JTAG, you may find places where it wrongly presumes JTAG is the only transport protocol in use. Be aware that recent versions of OpenOCD are removing that limitation. JTAG remains more functional than most other transports. Other transports do not support boundary scan operations, or may be specific to a given chip vendor. Some might be usable only for programming flash memory, instead of also for debugging.

Debug Adapters/Interfaces/Dongles are normally configured through commands in an interface configuration file which is sourced by your openocd.cfg file, or through a command line -f interface/....cfg option.

```
source [find interface/olimex-jtag-tiny.cfg]
```

These commands tell OpenOCD what type of JTAG adapter you have, and how to talk to it. A few cases are so simple that you only need to say what driver to use:

# jlink interface
adapter driver jlink

Most adapters need a bit more configuration than that.

# 8.1 Adapter Configuration

The adapter driver command tells OpenOCD what type of debug adapter you are using. Depending on the type of adapter, you may need to use one or more additional commands to further identify or configure the adapter.

#### adapter driver name

Use the adapter driver name to connect to the target.

#### adapter list

List the debug adapter drivers that have been built into the running copy of OpenOCD.

The output is formatted as a Tcl dictionary indexed by the adapter name and containing the transports in a Tcl list.

dummy { jtag }
ftdi { jtag swd }

This format is easily handled by Tcl scripts:

dict get [adapter list] ftdi

[Config Command]

```
adapter gpio [ tdo | tdi | tms | tck | trst | [Config Command]
swdio | swdio_dir | swclk | srst | led [ gpio_number |
-chip chip_number | -active-high | -active-low |
-push-pull | -open-drain | -open-source | -pull-none |
-pull-up | -pull-down | -init-inactive | -init-active |
-init-input ] ]
```

Define the GPIO mapping that the adapter will use. The following signals can be defined:

- tdo, tdi, tms, tck, trst: JTAG transport signals
- swdio, swclk: SWD transport signals
- swdio\_dir: optional swdio buffer control signal
- **srst**: system reset signal
- led: optional activity led

Some adapters require that the GPIO chip number is set in addition to the GPIO number. The configuration options enable signals to be defined as active-high or active-low. The output drive mode can be set to push-pull, open-drain or opensource. Most adapters will have to emulate open-drain or open-source drive modes by switching between an input and output. Input and output signals can be instructed to use a pull-up or pull-down resistor, assuming it is supported by the adaptor driver and hardware. The initial state of outputs may also be set, "active" state means 1 for active-high outputs and 0 for active-low outputs. Bidirectional signals may also be initialized as an input. If the swdio signal is buffered the buffer direction can be controlled with the swdio\_dir signal; the active state means that the buffer should be set as an output with respect to the adapter. The command options are cumulative with later commands able to override settings defined by earlier ones. The two commands gpio led 7 -active-high and gpio led -chip 1 -active-low sent sequentially are equivalent to issuing the single command gpio led 7 -chip 1 -active-low. It is not permissible to set the drive mode or initial state for signals which are inputs. The drive mode for the srst and trst signals must be set with the adapter reset\_config command. It is not permissible to set the initial state of swdio\_dir as it is derived from the initial state of swdio. The command adapter gpio prints the current configuration for all GPIOs while the command adapter gpio gpio\_name prints the current configuration for gpio\_name. Not all adapters support this generic GPIO mapping, some require their own commands to define the GPIOs used. Adapters that support the generic mapping may not support all of the listed options.

#### adapter name

[Command]

Returns the name of the debug adapter driver being used.

adapter usb location [<bus>-<port>[.<port>]...] [Config Command] Displays or specifies the physical USB port of the adapter to use. The path roots at bus and walks down the physical ports, with each port option specifying a deeper level in the bus topology, the last port denoting where the target adapter is actually plugged. The USB bus topology can be queried with the command *lsusb -t* or *dmesg*. This command is only available if your libusb1 is at least version 1.0.16.

adapter serial serial\_string [Config Command] Specifies the serial\_string of the adapter to use. If this command is not specified, serial strings are not checked. Only the following adapter drivers use the serial string from this command: arm-jtag-ew, cmsis\_dap, esp\_usb\_jtag, ft232r, ftdi, hla (stlink, ti-icdi), jlink, kitprog, opendus, openjtag, osbdm, presto, rlink, st-link, usb\_blaster (ublast2), usbprog, vsllink, xds110.

# 8.2 Interface Drivers

Each of the interface drivers listed here must be explicitly enabled when OpenOCD is configured, in order to be made available at run time.

amt_jtagaccel Amontec Chameleon in its JTAG Accelerator configuration, mode parallel port. This defines some driver-specific comm	
<pre>parport port number Specifies either the address of the I/O port (default: number of the /dev/parport device.</pre>	[Config Command] 0x378 for LPT1) or the
rtck [enable disable] Displays status of RTCK option. Optionally sets that	[Config Command] t option first.
angie This is the NanoXplore's ANGIE USB-JTAG Adapter.	[Interface Driver]
arm-jtag-ew Olimex ARM-JTAG-EW USB adapter This has one driver-	[Interface Driver] specific command:
armjtagew_info Logs some status	[Command]
at91rm9200 Supports bitbanged JTAG from the local system, presuming AT91rm9200 and a specific set of GPIOs is used.	[Interface Driver] g that system is an Atmel
cmsis-dap ARM CMSIS-DAP compliant based adapter v1 (USB HID	[Interface Driver] based) or v2 (USB bulk).
<pre>cmsis-dap vid_pid [vid pid]+ The vendor ID and product ID of the CMSIS-DAP d driver will attempt to auto detect the CMSIS-DAP eight [vid, pid] pairs may be given, e.g. cmsis-dap vid_pid 0xc251 0xf001 0x0d28 0</pre>	device. Currently, up to
<ul> <li>cmsis-dap backend [auto usb_bulk hid]</li> <li>Specifies how to communicate with the adapter: <ul> <li>hid Use HID generic reports - CMSIS-DAP v1</li> <li>usb_bulk Use USB bulk - CMSIS-DAP v2</li> <li>auto First try USB bulk CMSIS-DAP v2, if nor DAP v1. This is the default if cmsis-dap backet</li> </ul> </li> </ul>	-

cmsis-dap usb interface [number] [Config Command] Specifies the number of the USB interface to use in v2 mode (USB bulk). In most cases need not to be specified and interfaces are searched by interface string or for user class interface.

cmsis-dap quirk [enable|disable] [Command] Enables or disables the following workarounds of known CMSIS-DAP adapter quirks:

- disconnect and re-connect before sending a switch sequence
- packets pipelining is suppressed, only one packet at a time is submitted to the adapter

The quirk workarounds are disabled by default. The command without a parameter displays current setting.

#### cmsis-dap info

Display various device information, like hardware version, firmware version, current bus status.

cmsis-dap cmd number number ... Execute an arbitrary CMSIS-DAP command. Use for adapter testing or for handling of an adapter vendor specific command from a Tcl script.

Take given numbers as bytes, assemble a CMSIS-DAP protocol command packet from them and send it to the adapter. The first 4 bytes of the adapter response are logged. See https://arm-software.github.io/CMSIS\_5/DAP/html/ group\_\_DAP\_\_Commands\_\_gr.html

#### dummy

A dummy software-only driver for debugging.

#### ep93xx

Cirrus Logic EP93xx based single-board computer bit-banging (in development)

#### ftdi

[Interface Driver]

[Interface Driver]

[Interface Driver]

This driver is for adapters using the MPSSE (Multi-Protocol Synchronous Serial Engine) mode built into many FTDI chips, such as the FT2232, FT4232 and FT232H.

The driver is using libusb-1.0 in asynchronous mode to talk to the FTDI device, bypassing intermediate libraries like libftdi.

Support for new FTDI based adapters can be added completely through configuration files, without the need to patch and rebuild OpenOCD.

The driver uses a signal abstraction to enable Tcl configuration files to define outputs for one or several FTDI GPIO. These outputs can then be controlled using the ftdi set\_signal command. Special signal names are reserved for nTRST, nSRST and LED (for blink) so that they, if defined, will be used for their customary purpose. Inputs can be read using the ftdi get\_signal command.

To support SWD, a signal named SWD\_EN must be defined. It is set to 1 when the SWD protocol is selected. When set, the adapter should route the SWDIO pin to the data input. An SWDIO\_OE signal, if defined, will be set to 1 or 0 as required by the

[Command]

protocol, to tell the adapter to drive the data output onto the SWDIO pin or keep the SWDIO pin Hi-Z, respectively.

Depending on the type of buffer attached to the FTDI GPIO, the outputs have to be controlled differently. In order to support tristateable signals such as nSRST, both a data GPIO and an output-enable GPIO can be specified for each signal. The following output buffer configurations are supported:

- Push-pull with one FTDI output as (non-)inverted data line
- Open drain with one FTDI output as (non-)inverted output-enable
- Tristate with one FTDI output as (non-)inverted data line and another FTDI output as (non-)inverted output-enable
- Unbuffered, using the FTDI GPIO as a tristate output directly by switching data and direction as necessary

These interfaces have several commands, used to configure the driver before initializing the JTAG scan chain:

ftdi	vid_pid [vid pid]+	[Config Command]
	The vendor ID and product ID of the adapter. Up	p to eight [vid, pid] pairs may
	be given, e.g.	
	ftdi wid pid Or0402 Oraffe Or15ba Or	0002

ftdi vid\_pid 0x0403 0xcff8 0x15ba 0x0003

ftdi device\_desc description [Config Command] Provides the USB device description (the *iProduct string*) of the adapter. If not specified, the device description is ignored during device selection.

ftdi channel channel

[Config Command] Selects the channel of the FTDI device to use for MPSSE operations. Most adapters use the default, channel 0, but there are exceptions.

ftdi layout\_init data direction [Config Command] Specifies the initial values of the FTDI GPIO data and direction registers. Each value is a 16-bit number corresponding to the concatenation of the high and low FTDI GPIO registers. The values should be selected based on the schematics of the adapter, such that all signals are set to safe levels with minimal impact on the target system. Avoid floating inputs, conflicting outputs and initially asserted reset signals.

#### ftdi layout\_signal name [-data|-ndata data\_mask] [Command] [-input|-ninput input\_mask] [-oe|-noe oe\_mask] [-alias|-nalias name]

Creates a signal with the specified *name*, controlled by one or more FTDI GPIO pins via a range of possible buffer connections. The masks are FTDI GPIO register bitmasks to tell the driver the connection and type of the output buffer driving the respective signal.  $data_mask$  is the bitmask for the pin(s) connected to the data input of the output buffer. -ndata is used with inverting data inputs and -data with non-inverting inputs. The -oe (or -noe) option tells where the output-enable (or not-output-enable) input to the output buffer is connected. The options -input and -ninput specify the bitmask for pins to be read with the method ftdi get\_signal.

Both data\_mask and oe\_mask need not be specified. For example, a simple open-collector transistor driver would be specified with -oe only. In that case the signal can only be set to drive low or to Hi-Z and the driver will complain if the signal is set to drive high. Which means that if it's a reset signal, reset\_ config must be specified as srst\_open\_drain, not srst\_push\_pull.

A special case is provided when -data and -oe is set to the same bitmask. Then the FTDI pin is considered being connected straight to the target without any buffer. The FTDI pin is then switched between output and input as necessary to provide the full set of low, high and Hi-Z characteristics. In all other cases, the pins specified in a signal definition are always driven by the FTDI.

If **-alias** or **-nalias** is used, the signal is created identical (or with data inverted) to an already specified signal *name*.

#### ftdi set\_signal name 0|1|z

Set a previously defined signal to the specified level.

- 0, drive low
- 1, drive high
- z, set to high-impedance

#### ftdi get\_signal name

Get the value of a previously defined signal.

# ftdi tdo\_sample\_edge rising|falling

Configure TCK edge at which the adapter samples the value of the TDO signal Due to signal propagation delays, sampling TDO on rising TCK can become quite peculiar at high JTAG clock speeds. However, FTDI chips offer a possibility to sample TDO on falling edge of TCK. With some board/adapter configurations, this may increase stability at higher JTAG clocks.

- $\tt rising,$  sample TDO on rising edge of TCK this is the default
- falling, sample TDO on falling edge of TCK

For example adapter definitions, see the configuration files shipped in the interface/ftdi directory.

#### ft232r

This driver is implementing synchronous bitbang mode of an FTDI FT232R, FT230X, FT231X and similar USB UART bridge ICs by reusing RS232 signals as GPIO. It currently doesn't support using CBUS pins as GPIO.

List of connections (default physical pin numbers for FT232R in 28-pin SSOP package):

- RXD(5) TDI
- TXD(1) TCK
- RTS(3) TDO

[Command]

[Command]

[Command]

[Interface Driver]

- CTS(11) TMS
- DTR(2) TRST
- DCD(10) SRST

User can change default pinout by supplying configuration commands with GPIO numbers or RS232 signal names. GPIO numbers correspond to bit numbers in FTDI GPIO register. They differ from physical pin numbers. For details see actual FTDI chip datasheets. Every JTAG line must be configured to unique GPIO number different than any other JTAG line, even those lines that are sometimes not used like TRST or SRST.

FT232R

- bit 7 RI
- bit 6 DCD
- bit 5 DSR
- bit 4 DTR
- bit 3 CTS
- bit 2 RTS
- bit 1 RXD
- bit 0 TXD

These interfaces have several commands, used to configure the driver before initializing the JTAG scan chain:

ft232r vid\_pid vid pid [Config Command] The vendor ID and product ID of the adapter. If not specified, default 0x0403:0x6001 is used. [Config Command] ft232r jtag\_nums tck tms tdi tdo Set four JTAG GPIO numbers at once. If not specified, default 0 3 1 2 or TXD CTS RXD RTS is used. ft232r tck\_num tck [Config Command] Set TCK GPIO number. If not specified, default 0 or TXD is used. ft232r tms\_num tms [Config Command] Set TMS GPIO number. If not specified, default 3 or CTS is used. [Config Command] ft232r tdi\_num tdi Set TDI GPIO number. If not specified, default 1 or RXD is used. ft232r tdo\_num tdo [Config Command] Set TDO GPIO number. If not specified, default 2 or RTS is used. [Config Command] ft232r trst\_num trst Set TRST GPIO number. If not specified, default 4 or DTR is used. ft232r srst\_num srst [Config Command] Set SRST GPIO number. If not specified, default 6 or DCD is used.

ft232r restore_serial word	[Config Command]
Restore serial port after JTAG. This USB bitmode	control word (16-bit) will
be sent before quit. Lower byte should set GPIO dir	ection register to a "sane"
state: $0x15$ for TXD RTS DTR as outputs (1), oth	here as inputs $(0)$ . Higher
byte is usually 0 to disable bitbang mode. When kern	nel driver reattaches, serial
port should continue to work. Value 0xFFFF disa	bles sending control word
and serial port, then kernel driver will not reattach	n. If not specified, default
0xFFFF is used.	

#### remote\_bitbang

[Interface Driver]

Drive JTAG and SWD from a remote process. This sets up a UNIX or TCP socket connection with a remote process and sends ASCII encoded bitbang requests to that process instead of directly driving JTAG and SWD.

The remote\_bitbang driver is useful for debugging software running on processors which are being simulated.

remote\_bitbang port number [Config Command]
Specifies the TCP port of the remote process to connect to or 0 to use UNIX
sockets instead of TCP.

remote\_bitbang host hostname [Config Command]
Specifies the hostname of the remote process to connect to using TCP, or the
name of the UNIX socket to use if remote\_bitbang port is 0.

remote\_bitbang use\_remote\_sleep (on | off) [Config Command]
If this option is enabled, delays will not be executed locally but instead forwarded to the remote host. This is useful if the remote host performs its own
request queuing rather than executing requests immediately.

This is disabled by default. This option must only be enabled if the given remote\_bitbang host supports receiving the delay information.

For example, to connect remotely via TCP to the host foobar you might have something like:

```
adapter driver remote_bitbang
remote_bitbang port 3335
remote_bitbang host foobar
```

And if you also wished to enable remote sleeping:

```
adapter driver remote_bitbang
remote_bitbang port 3335
remote_bitbang host foobar
remote_bitbang use_remote_sleep on
```

To connect to another process running locally via UNIX sockets with socket named mysocket:

adapter driver remote\_bitbang remote\_bitbang port 0 remote\_bitbang host mysocket

#### usb\_blaster

[Interface Driver]

USB JTAG/USB-Blaster compatibles over one of the userspace libraries for FTDI chips. These interfaces have several commands, used to configure the driver before initializing the JTAG scan chain:

usb\_blaster vid\_pid vid pid [Config Command] The vendor ID and product ID of the FTDI FT245 device. If not specified, default values are used. Currently, only one vid, pid pair may be given, e.g. for Altera USB-Blaster (default):

usb\_blaster vid\_pid 0x09FB 0x6001

The following VID/PID is for Kolja Waschk's USB JTAG:

usb\_blaster vid\_pid 0x16C0 0x06AD

usb\_blaster pin (pin6|pin8) (0|1|s|t) [Command] Sets the state or function of the unused GPIO pins on USB-Blasters (pins 6 and 8 on the female JTAG header). These pins can be used as SRST and/or TRST provided the appropriate connections are made on the target board.

For example, to use pin 6 as SRST:

usb\_blaster pin pin6 s
reset\_config srst\_only

usb\_blaster lowlevel\_driver (ftdi|ublast2) [Config Command] Chooses the low level access method for the adapter. If not specified, ftdi is selected unless it wasn't enabled during the configure stage. USB-Blaster II needs ublast2.

usb\_blaster firmware path [Config Command] This command specifies path to access USB-Blaster II firmware image. To be used with USB-Blaster II only.

#### gw16012

[Interface Driver]

Gateworks GW16012 JTAG programmer. This has one driver-specific command:

parport port [port\_number] [Config Command]
Display either the address of the I/O port (default: 0x378 for LPT1) or the
number of the /dev/parport device. If a parameter is provided, first switch to
use that port. This is a write-once setting.

#### jlink

[Interface Driver]

SEGGER J-Link family of USB adapters. It currently supports JTAG and SWD transports.

**Compatibility Note:** SEGGER released many firmware versions for the many hardware versions they produced. OpenOCD was extensively tested and intended to run on all of them, but some combinations were reported as incompatible. As a general recommendation, it is advisable to use the latest firmware version available for each hardware version. However the current V8 is a moving target, and SEGGER firmware versions released after the OpenOCD was released may not

be compatible. In such cases it is recommended to revert to the last known functional version. For 0.5.0, this is from "Feb 8 2012 14:30:39", packed with 4.42c. For 0.6.0, the last known version is from "May 3 2012 18:36:22", packed with 4.46f.

#### jlink hwstatus

Display various hardware related information, for example target voltage and pin states.

jlink freemem [Command] Display free device internal memory. jlink jtag 23 [Command] Set the JTAG command version to be used. Without argument, show the actual JTAG command version. jlink targetpower [0|1|on|off] [Command] Switch the 5 V target power supply on or off. Without argument, show the state of the target power supply. The target power supply is usually connected to pin 19 of the 20-pin connector. jlink config [Command] Display the device configuration. jlink config targetpower [on|off] [Command] Set the target power state on JTAG-pin 19. Without argument, show the target power state. jlink config mac [ff:ff:ff:ff:ff] [Command] Set the MAC address of the device. Without argument, show the MAC address. jlink config ip [A.B.C.D(/E|F.G.H.I)] [Command] Set the IP configuration of the device, where A.B.C.D is the IP address, E the bit of the subnet mask and F.G.H.I the subnet mask. Without arguments, show the IP configuration. jlink config usb [0 to 3] Set the USB address of the device. This will also change the USB Product ID (PID) of the device. Without argument, show the USB address. jlink config reset Reset the current configuration. jlink config write [Command]

Write the current configuration to the internal persistent storage.

jlink emucom write <channel> <data> [Command] Write data to an EMUCOM channel. The data needs to be encoded as hexadecimal pairs.

The following example shows how to write the three bytes 0xaa, 0x0b and 0x23to the EMUCOM channel 0x10:

> jlink emucom write 0x10 aa0b23

#### 46

[Command]

[Command]

#### jlink emucom read <channel> <length>

Read data from an EMUCOM channel. The read data is encoded as hexadecimal pairs.

The following example shows how to read 4 bytes from the EMUCOM channel 0x0:

> jlink emucom read 0x0 4
77a90000

jlink usb <0 to 3>

[Config Command]

Set the USB address of the interface, in case more than one adapter is connected to the host. If not specified, USB addresses are not considered. Device selection via USB address is not always unambiguous. It is recommended to use the serial number instead, if possible.

As a configuration command, it can be used only before 'init'.

#### kitprog

[Interface Driver]

This driver is for Cypress Semiconductor's KitProg adapters. The KitProg is an SWD-only adapter that is designed to be used with Cypress's PSoC and PRoC device families, but it is possible to use it with some other devices. If you are using this adapter with a PSoC or a PRoC, you may need to add kitprog init\_acquire\_psoc or kitprog acquire\_psoc to your configuration script.

Note that this driver is for the proprietary KitProg protocol, not the CMSIS-DAP mode introduced in firmware 2.14. If the KitProg is in CMSIS-DAP mode, it cannot be used with this driver, and must either be used with the cmsis-dap driver or switched back to KitProg mode. See the Cypress KitProg User Guide for instructions on how to switch KitProg modes.

Known limitations:

- The frequency of SWCLK cannot be configured, and varies between 1.6 MHz and 2.7 MHz.
- For firmware versions below 2.14, "JTAG to SWD" sequences are replaced by "SWD line reset" in the driver. This is for two reasons. First, the KitProg does not support sending arbitrary SWD sequences, and only firmware 2.14 and later implement both "JTAG to SWD" and "SWD line reset" in firmware. Earlier firmware versions only implement "SWD line reset". Second, due to a firmware quirk, an SWD sequence must be sent after every target reset in order to re-establish communications with the target.
- Due in part to the limitation above, KitProg devices with firmware below version 2.14 will need to use kitprog init\_acquire\_psoc in order to communicate with PSoC 5LP devices. This is because, assuming debug is not disabled on the PSoC, the PSoC 5LP needs its JTAG interface switched to SWD mode before communication can begin, but prior to firmware 2.14, "JTAG to SWD" could only be sent with an acquisition sequence.

#### kitprog init\_acquire\_psoc

[Config Command]

Indicate that a PSoC acquisition sequence needs to be run during adapter init. Please be aware that the acquisition sequence hard-resets the target.

#### kitprog acquire\_psoc

Run a PSoC acquisition sequence immediately. Typically, this should not be used outside of the target-specific configuration scripts since it hard-resets the target as a side-effect. This is necessary for "reset halt" on some PSoC 4 series devices.

#### kitprog info

Display various adapter information, such as the hardware version, firmware version, and target voltage.

parport [Interface Driver] Supports PC parallel port bit-banging cables: Wigglers, PLD download cable, and more. These interfaces have several commands, used to configure the driver before initializing the JTAG scan chain:

#### parport cable name

[Config Command]

Set the layout of the parallel port cable used to connect to the target. This is a write-once setting. Currently valid cable *name* values include:

- altium Altium Universal JTAG cable.
- arm-jtag Same as original wiggler except SRST and TRST connections reversed and TRST is also inverted.
- chameleon The Amontec Chameleon's CPLD when operated in configuration mode. This is only used to program the Chameleon itself, not a connected target.
- dlc5 The Xilinx Parallel cable III.
- **flashlink** The ST Parallel cable.
- lattice Lattice ispDOWNLOAD Cable
- old\_amt\_wiggler The Wiggler configuration that comes with some versions of Amontec's Chameleon Programmer. The new version available from the website uses the original Wiggler layout ('wiggler')
- triton The parallel port adapter found on the "Karo Triton 1 Development Board". This is also the layout used by the HollyGates design (see http:// www.lartmaker.nl/projects/jtag/).
- wiggler The original Wiggler layout, also supported by several clones, such as the Olimex ARM-JTAG
- wiggler2 Same as original wiggler except an led is fitted on D5.
- **wiggler\_ntrst\_inverted** Same as original wiggler except TRST is inverted.

parport port [port\_number] [Config Command]
Display either the address of the I/O port (default: 0x378 for LPT1) or the
number of the /dev/parport device. If a parameter is provided, first switch to
use that port. This is a write-once setting.

When using PPDEV to access the parallel port, use the number of the parallel port: parport port 0 (the default). If parport port 0x378 is specified you may encounter a problem.

[Command] ould not be

parport toggling\_time [nanoseconds] [Config Command]
Displays how many nanoseconds the hardware needs to toggle TCK; the parport driver uses this value to obey the adapter speed configuration. When
the optional nanoseconds parameter is given, that setting is changed before
displaying the current value.

The default setting should work reasonably well on commodity PC hardware. However, you may want to calibrate for your specific hardware.

**Tip:** To measure the toggling time with a logic analyzer or a digital storage oscilloscope, follow the procedure below:

> parport toggling\_time 1000
> adapter speed 500

This sets the maximum JTAG clock speed of the hardware, but the actual speed probably deviates from the requested 500 kHz. Now, measure the time between the two closest spaced TCK transitions. You can use **runtest 1000** or something similar to generate a large set of samples. Update the setting to match your measurement:

> parport toggling\_time <measured nanoseconds>

Now the clock speed will be a better match for adapter speed command given in OpenOCD scripts and event handlers.

You can do something similar with many digital multimeters, but note that you'll probably need to run the clock continuously for several seconds before it decides what clock rate to show. Adjust the toggling time up or down until the measured clock rate is a good match with the rate you specified in the **adapter speed** command; be conservative.

<pre>parport write_on_exit (on off)</pre>	[Config Command]
This will configure the parallel driver to write a known	cable-specific value to
the parallel interface on exiting OpenOCD.	

For example, the interface configuration file for a classic "Wiggler" cable on LPT2 might look something like this:

adapter driver parport parport port 0x278 parport cable wiggler

ASIX PRESTO USB JTAG programmer.	[Interface Driver]
rlink Raisonance RLink USB adapter	[Interface Driver]
usbprog usbprog is a freely programmable USB adapter.	[Interface Driver]
vsllink	[Interface Driver]

vsllink is part of Versaloon which is a versatile USB programmer.

**Note:** This defines quite a few driver-specific commands, which are not currently documented here.

[Interface Driver]

50

This is a driver that supports multiple High Level Adapters. This type of adapter does not expose some of the lower level api's that OpenOCD would normally use to access the target.

Currently supported adapters include the STMicroelectronics ST-LINK, TI ICDI and Nuvoton Nu-Link.

ST-LINK firmware version >= V2.J21.S4 recommended due to issues with earlier versions of firmware where serial number is reset after first use. Suggest using ST firmware update utility to upgrade ST-LINK firmware even if current version reported is V2.J21.S4. The ST-LINK firmware update utility is available for download from ST website (https://www.st.com/en/development-tools/stsw-link007.html).

hla	device_desc description Currently Not Supported.	[Config Command]
hla	layout (stlink icdi nulink) Specifies the adapter layout to use.	[Config Command]
hla	<pre>vid_pid [vid pid]+ Pairs of vendor IDs and product IDs of the device.</pre>	[Config Command]
hla	stlink_backend (usb   tcp [port]) ST-Link only: Choose between 'exclusive' USB communi backend) or 'shared' mode using ST-Link TCP server (the d	<b>`</b>

*Note:* ST-Link TCP server is a binary application provided by ST available from ST-LINK server software module (https://www.st.com/en/development-tools/st-link-server.html).

hla command command Execute a custom adapter-specific command The

Execute a custom adapter-specific command. The *command* string is passed as is to the underlying adapter layout handler.

### st-link

[Interface Driver]

[Command]

This is a driver that supports STMicroelectronics adapters ST-LINK/V2 (from 2015 firmware V2J24), STLINK-V3 and STLINK-V3PWR, thanks to a new API that provides directly access the arm ADIv5 DAP.

The older API that requires HLA transport is deprecated and will be dropped from OpenOCD. In mean time it's still available by using interface/stlink-hla.cfg. The HLA interface file can be put as first command line argument to force using is in place of the default DAP API.

#### openocd -f interface/stlink-hla.cfg -f board/st\_nucleo\_f4.cfg

The new API provide access to multiple AP on the same DAP, but the maximum number of the AP port is limited by the specific firmware version (e.g. firmware V2J29 has 3 as maximum AP number, while V2J32 has 8). An error is returned for any AP number above the maximum allowed value.

hla

*Note:* Either these same adapters and their older versions are also supported by [hla\_interface], page 50.

[Config Command] st-link backend (usb | tcp [port]) Choose between 'exclusive' USB communication (the default backend) or 'shared' mode using ST-Link TCP server (the default port is 7184).

Note: ST-Link TCP server is a binary application provided by ST available from ST-LINK server software module (https://www.st.com/en/ development-tools/st-link-server.html).

*Note:* ST-Link TCP server does not support the SWIM transport.

# st-link vid\_pid [vid pid]+

Pairs of vendor IDs and product IDs of the device.

[Command]

[Config Command]

st-link cmd rx\_n (tx\_byte)+ Sends an arbitrary command composed by the sequence of bytes  $tx_byte$  and receives  $rx_n$  bytes.

For example, the command to read the target's supply voltage is one byte 0xf7 followed by 15 bytes zero. It returns 8 bytes, where the first 4 bytes represent the ADC sampling of the reference voltage 1.2V and the last 4 bytes represent the ADC sampling of half the target's supply voltage.

> st-link cmd 8 0xf7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0xf1 0x05 0x00 0x00 0x0b 0x08 0x00 0x00

The result can be converted to Volts (ignoring the most significant bytes, always zero)

> set n [expr {[lindex \$a 4] + 256 \* [lindex \$a 5]}] > set d [expr {[lindex \$a 0] + 256 \* [lindex \$a 1]}] > echo [expr {2 \* 1.2 \* \$n / \$d}] 3.24891518738

#### opendous

opendous-itag is a freely programmable USB adapter.

[Interface Driver]

[Interface Driver]

This is the Keil ULINK v1 JTAG debugger.

#### xds110

ulink

[Interface Driver]

The XDS110 is included as the embedded debug probe on many Texas Instruments LaunchPad evaluation boards. The XDS110 is also available as a stand-alone USB debug probe with the added capability to supply power to the target board. The following commands are supported by the XDS110 driver:

xds110 supply voltage\_in\_millivolts [Config Command] Available only on the XDS110 stand-alone probe. Sets the voltage level of the XDS110 power supply. A value of 0 leaves the supply off. Otherwise, the supply can be set to any value in the range 1800 to 3600 millivolts.

#### xds110 info

Displays information about the connected XDS110 debug probe (e.g. firmware version).

#### xlnx\_pcie\_xvc

This driver supports the Xilinx Virtual Cable (XVC) over PCI Express. It is commonly found in Xilinx based PCI Express designs. It allows debugging fabric based JTAG/SWD devices such as Cortex-M1/M3 microcontrollers. Access to this is exposed via extended capability registers in the PCI Express configuration space.

For more information see Xilinx PG245 (Section on From\_PCIE\_to\_JTAG mode).

#### xlnx\_pcie\_xvc config device

[Config Command]

Specifies the PCI Express device via parameter *device* to use.

The correct value for *device* can be obtained by looking at the output of lscpi -D (first column) for the corresponding device.

The string will be of the format "DDDD:BB:SS.F" such as "0000:65:00.1".

#### bcm2835gpio

[Interface Driver]

This SoC is present in Raspberry Pi which is a cheap single-board computer exposing some GPIOs on its expansion header.

The driver accesses memory-mapped GPIO peripheral registers directly for maximum performance, but the only possible race condition is for the pins' modes/muxing (which is highly unlikely), so it should be able to coexist nicely with both sysfs bitbanging and various peripherals' kernel drivers. The driver restores the previous configuration on exit.

GPIO numbers  $\geq 32$  can't be used for performance reasons. GPIO configuration is handled by the generic command [adapter gpio], page 38.

See interface/raspberrypi-native.cfg for a sample config and interface/raspberrypi-gpio-connector.cfg for pinout.

bcm2835gpio speed\_coeff [Config Command] speed\_offset

Set SPEED\_COEFF and SPEED\_OFFSET for delay calculations. If unspecified, speed\_coeff defaults to 113714, and speed\_offset defaults to 28.

# bcm2835gpio peripheral\_mem\_dev device [Config Command] Set the device path for access to the memory mapped GPIO control registers. Uses /dev/gpiomem by default, this is also the preferred option with respect to system security. If overridden to /dev/mem:

- OpenOCD needs cap\_sys\_rawio or run as root to open /dev/mem. Please be aware of security issues imposed by running OpenOCD with elevated user rights and by /dev/mem itself.
- correct peripheral\_base must be configured.
- GPIO 0-27 pads are set to the limited slew rate and drive strength is reduced to 4 mA (2 mA on RPi 4).

[Command]

[Interface Driver]

bcm2835gpio peripheral\_base base [Config Command] Set the peripheral base register address to access GPIOs. Ignored if /dev/gpiomem is used. For the RPi1, use 0x20000000. For RPi2 and RPi3, use 0x3F000000. For RPi4, use 0xFE000000. A full list can be found in the official guide (https://www.raspberrypi.org/documentation/hardware/ raspberrypi/peripheral\_addresses.md).

### [Interface Driver] imx\_gpio i.MX SoC is present in many community boards. Wandboard is an example of the one which is most popular.

This driver is mostly the same as bcm2835gpio.

See interface/imx-native.cfg for a sample config and pinout.

am335xgpio The AM335x SoC is present in BeagleBone [Interface Driver] Black and BeagleBone Green single-board computers which expose some of the GPIOs on the two expansion headers.

For maximum performance the driver accesses memory-mapped GPIO peripheral registers directly. The memory mapping requires read and write permission to kernel memory; if /dev/gpiomem exists it will be used, otherwise /dev/mem will be used. The driver restores the GPIO state on exit.

All four GPIO ports are available. GPIO configuration is handled by the generic command [adapter gpio], page 38.

#### am335xgpio speed\_coeffs speed\_coeff [Config Command] speed\_offset

Set SPEED\_COEFF and SPEED\_OFFSET for delay calculations. If unspecified speed\_coeff defaults to 600000 and speed\_offset defaults to 575.

See interface/beaglebone-swd-native.cfg for a sample configuration file.

#### linuxspidev

[Interface Driver] Linux provides userspace access to SPI through spidev. Full duplex SPI transactions are used to simultaneously read and write to/from the target to emulate the SWD transport.

spidev path path

Specifies the path to the spidev device.

spidev mode value

[Config Command] Set the mode of the spi port with optional bit flags (default=3). See /usr/include/linux/spi/spidev.h for all of the SPI mode options.


#### spidev queue\_entries value

[Config Command] Set the maximum number of queued transactions per spi exchange (default=64). More queued transactions may offer greater performance when the target doesn't need to wait. On the contrary higher numbers will reduce performance when the target requests a wait as all queued transactions will need to be exchanged before spidev can see the wait request.

[Config Command]

See tcl/interface/spidev\_example.cfg for a sample configuration file.

Electrical connections:



The 1K resistor works well with most MCUs up to 3 MHz. A lower resistance could be used to achieve higher speeds granted that the target SWDIO pin has enough drive strength to pull the signal high while being pulled low by this resistor.

If you are having trouble here are some tips:

- Make sure MISO and MOSI are tied together with a 1K resistor. MISO should be attached to the target.
- Make sure that your host and target are using the same I/O voltage (for example both are using 3.3 volts).
- Your host's SPI port may not idle low. This will lead to an additional clock edge being sent to the target, causing the host and target being 1 clock off from each other. Try setting SPI\_MOSI\_IDLE\_LOW in spi\_mode. Try using a different spi\_mode (0 3).
- Your target may pull SWDIO and/or SWDCLK high. This will create an extra edge when the host releases control of the SPI port at the end of a transaction. You'll need to confirm this with a scope or meter. Try installing 10K resistors on SWDIO and SWDCLK to ground to stop this.

#### linuxgpiod

[Interface Driver]

Linux provides userspace access to GPIO through libgpiod since Linux kernel version v4.6. The driver emulates either JTAG or SWD transport through bitbanging. There are no driver-specific commands, all GPIO configuration is handled by the generic command [adapter gpio], page 38. This driver supports the resistor pull options provided by the adapter gpio command but the underlying hardware may not be able to support them.

See interface/dln-2-gpiod.cfg for a sample configuration file.

#### sysfsgpio

[Interface Driver]

Linux legacy userspace access to GPIO through sysfs is deprecated from Linux kernel version v5.3. Prefer using **linuxgpiod**, instead.

See interface/sysfsgpio-raspberrypi.cfg for a sample config.

#### openjtag

[Interface Driver]

OpenJTAG compatible USB adapter. This defines some driver-specific commands:

openjtag variant variant

[Config Command]

Specifies the variant of the OpenJTAG adapter (see http://www.openjtag. org/). Currently valid variant values include:

- standard Standard variant (default).
- cy7c65215 Cypress CY7C65215 Dual Channel USB-Serial Bridge Controller (see http://www.cypress.com/?rID=82870).

openitag device\_desc string [Config Command] The USB device description string of the adapter. This value is only used with the standard variant.

openjtag vid\_pid vid pid [Config Command] The USB vendor ID and product ID of the adapter. If not specified, default 0x0403:0x6001 is used. This value is only used with the standard variant.

openjtag vid\_pid 0x403 0x6014

#### vdebug

Cadence Virtual Debug Interface driver.

vdebug server l	host:port	[Config Command]
Specifies the	host and TCP port number where the vdeb	ug server runs.

vdebug batching value Specifies the batching method for the vdebug request. Possible values are 0 for no batching 1 or wr to batch write transactions together (default) 2 or rw to batch both read and write transactions

#### vdebug polling min max [Config Command] Takes two values, representing the polling interval in ms. Lower values mean faster debugger responsiveness, but lower emulation performance. The minimum should be around 10, maximum should not exceed 1000, which is the default gdb and keepalive timeout value.

vdebug bfm\_path path clk\_period [Config Command] Specifies the hierarchical path and input clk period of the vdebug BFM in the design. The hierarchical path uses Verilog notation top.inst.inst The clock period must include the unit, for instance 40ns.

vdebug mem\_path path base size [Config Command] Specifies the hierarchical path to the design memory instance for backdoor access. Up to 4 memories can be specified. The hierarchical path uses Verilog notation. The base specifies start address in the design address space, size its size in bytes. Both values can use hexadecimal notation with prefix 0x.

#### jtag\_dpi

interface.

[Interface Driver] SystemVerilog Direct Programming Interface (DPI) compatible driver for JTAG devices in emulation. The driver acts as a client for the SystemVerilog DPI server

[Interface Driver]

[Config Command]

jtag\_dpi set\_port port

Specifies the TCP/IP port number of the SystemVerilog D	PI server interface.
jtag_dpi set_address address Specifies the TCP/IP address of the SystemVerilog DPI ser	[Config Command] rver interface.
<pre>buspirate    This driver is for the Bus Pirate (see http://dangerousprot    Bus_Pirate) and compatible devices. It uses a simple data pro    port connection.</pre>	
Most hardware development boards have a UART, a real serial USB serial device, so this driver allows you to start building your without the complexity of a custom USB connection.	
<b>buspirate port</b> serial_port Specify the serial port's filename. For example:	[Config Command]
buspirate port /dev/ttyUSB0	
<pre>buspirate speed (normal fast)    Set the communication speed to 115k (normal) or 1M (fast         buspirate speed normal</pre>	[Config Command] ). For example:
buspirate mode (normal open-drain) Set the Bus Pirate output mode.	[Config Command]
<ul> <li>In normal mode (push/pull), do not enable the pull-ups, I/O header pin VPU to JTAG VREF.</li> </ul>	and do not connect
- In open drain mode, you will then need to enable the p	pull-ups.
For example:	
buspirate mode normal	
<pre>buspirate pullup (0 1) Whether to connect (1) or not (0) the I/O header pin VI to the pull-up/pull-down resistors on MOSI (JTAG TDI), 0 MISO (JTAG TDO) and CS (JTAG TMS). For example: buspirate pullup 0</pre>	

buspirate vreg (0|1) [Config Command] Whether to enable (1) or disable (0) the built-in voltage regulator, which can be used to supply power to a test circuit through I/O header pins +3V3 and +5V. For example:

buspirate vreg 0

buspirate led (0|1)

Turns the Bus Pirate's LED on (1) or off (0). For example:

buspirate led 1

[Config Command]

esp_usb_jtag [ Espressif JTAG driver to communicate with ESP32-C3, ESP32-S3 USB Bridge board using OpenOCD. These chips have built-in JTA can be debugged without any additional hardware. Only an USB can the D+/D- pins is necessary.	AG circuitry and
espusbjtag tdo Returns the current state of the TDO line	[Command]
espusbjtag setio setio Manually set the status of the output lines with the order of srst)	[Command] (tdi tms tck trst
espusbjtag setio 0 1 0 1 0	
espusbjtag vid_pid vid_pid [Co Set vendor ID and product ID for the ESP usb jtag driver espusbjtag vid_pid 0x303a 0x1001	onfig Command]
espusbjtag caps_descriptor caps_descriptor [Construction] Set the jtag descriptor to read capabilities of ESP usb jtag drives and the spusbjtag caps_descriptor 0x2000	onfig Command] iver
espusbjtag chip_id chip_id [Co Set chip id to transfer to the ESP USB bridge board espusbjtag chip_id 1	onfig Command]
	THE D' 1

dmem Direct Memory access debug interface [Interface Driver] The Texas Instruments K3 SoC family provides memory access to DAP and coresight control registers. This allows control over the microcontrollers directly from one of the processors on the SOC itself.

For maximum performance, the driver accesses the debug registers directly over the SoC memory map. The memory mapping requires read and write permission to kernel memory via "/dev/mem" and assumes that the system firewall configurations permit direct access to the debug memory space.

+----+ OpenOCD | SoC mem map (/dev/mem) 1 on +----+ 1 I Cortex-A53 ----+ I +----+ +----v----+ |Cortex-M4F <----+ +----+ | DebugSS | +----+ |Cortex-M4F <----+ 1 +----+ +----+

NOTE: Firewalls are configurable in K3 SoC and depending on various types of device configuration, this function may be blocked out. Typical behavior observed in such cases is a firewall exception report on the security controller and armv8 processor reporting a system error.

See tcl/interface/ti\_k3\_am625-swd-native.cfg for a sample configuration file.

dmem	info Print the DAPBUS dmem configuration.	[Command]
dmem	device device_path Set the DAPBUS memory access device (default: /dev/me	[Config Command] em).
dmem	base_address base_address Set the DAPBUS base address which is used to access Access Ports (APs) directly.	[Config Command] CoreSight compliant
dmem	ap_address_offset offset_address Set the address offset between Access Ports (APs).	[Config Command]
dmem	max_aps $n$ Set the maximum number of valid access ports on the SoC	[Config Command] C.
dmem	$emu_ap_list n$ Set the list of Access Ports (APs) that need to be emula mode supports software translation of an AP request into transaction that does not rely on physical AP hardware. T the AP is either denied access via memory map or protect mechanisms.	an address mapped This maybe needed if

dmem	<pre>emu_base_address_range</pre>			$base\_address$				[Config Comma	
	addr	$ess\_window\_$	size						
	a		,				<b>D</b> 1	0.1	

Set the emulated address and address window size. Both of these parameters must be aligned to page size.

# 8.3 Transport Configuration

As noted earlier, depending on the version of OpenOCD you use, and the debug adapter you are using, several transports may be available to communicate with debug targets (or perhaps to program flash memory).

```
transport list
```

displays the names of the transports supported by this version of OpenOCD.

```
transport select [transport_name]
```

Select which of the supported transports to use in this OpenOCD session.

When invoked with transport\_name, attempts to select the named transport. The transport must be supported by the debug adapter hardware and by the version of OpenOCD you are using (including the adapter's driver). When invoked with no transport name:

 if no transport has been selected yet, it auto-selects the first transport supported by the debug adapter

[Command]

it returns the name of the session's selected transport

# 8.3.1 JTAG Transport

JTAG is the original transport supported by OpenOCD, and most of the OpenOCD commands support it. JTAG transports expose a chain of one or more Test Access Points (TAPs), each of which must be explicitly declared. JTAG supports both debugging and boundary scan testing. Flash programming support is built on top of debug support.

JTAG transport is selected with the command transport select jtag. This command has to be used also for [hla\_interface], page 50, and [st\_link\_dap\_interface], page 50.

# 8.3.2 SWD Transport

SWD (Serial Wire Debug) is an ARM-specific transport which exposes one Debug Access Point (DAP, which must be explicitly declared. (SWD uses fewer signal wires than JTAG.) SWD is debug-oriented, and does not support boundary scan testing. Flash programming support is built on top of debug support. (Some processors support both JTAG and SWD.) SWD transport is selected with the command transport select swd. This command has to be used also for [hla\_interface], page 50, and [st\_link\_dap\_interface], page 50.

swd newdap ...

[Config Command]

Declares a single DAP which uses SWD transport. Parameters are currently the same as "jtag newtap" but this is expected to change.

The newer SWD devices (SW-DP v2 or SWJ-DP v2) support the multi-drop extension of SWD protocol: two or more devices can be connected to one SWD adapter. SWD transport works in multi-drop mode if [dap\_create], page 72, is configured with both -dp-id and -instance-id parameters regardless how many DAPs are created.

Not all adapters and adapter drivers support SWD multi-drop. Only the following adapter drivers are SWD multi-drop capable: cmsis\_dap (use an adapter with CMSIS-DAP version 2.0), ftdi, all bitbang based.

# 8.3.3 SWIM Transport

The Single Wire Interface Module (SWIM) is a low-pin-count debug protocol used by the STMicroelectronics MCU family STM8 and documented in the User Manual UM470 (https://www.st.com/resource/en/user\_manual/cd00173911.pdf).

SWIM does not support boundary scan testing nor multiple cores.

The SWIM transport is selected with the command transport select swim.

The concept of TAPs does not fit in the protocol since SWIM does not implement a scan chain. Nevertheless, the current SW model of OpenOCD requires defining a virtual SWIM TAP through the command swim newtap basename tap\_type. The TAP definition must precede the target definition command target create target\_name stm8 -chain-position basename.tap\_type.

# 8.4 JTAG Speed

JTAG clock setup is part of system setup. It *does not belong with interface setup* since any interface only knows a few of the constraints for the JTAG clock speed. Sometimes the JTAG

speed is changed during the target initialization process: (1) slow at reset, (2) program the CPU clocks, (3) run fast. Both the "slow" and "fast" clock rates are functions of the oscillators used, the chip, the board design, and sometimes power management software that may be active.

The speed used during reset, and the scan chain verification which follows reset, can be adjusted using a reset-start target event handler. It can then be reconfigured to a faster speed by a reset-init target event handler after it reprograms those CPU clocks, or manually (if something else, such as a boot loader, sets up those clocks). See [Target Events], page 83. When the initial low JTAG speed is a chip characteristic, perhaps because of a required oscillator speed, provide such a handler in the target config file. When that speed is a function of a board-specific characteristic such as which speed oscillator is used, it belongs in the board config file instead. In both cases it's safest to also set the initial JTAG clock rate to that same slow speed, so that OpenOCD never starts up using a clock speed that's faster than the scan chain can support.

#### jtag\_rclk 3000

#### \$\_TARGET.cpu configure -event reset-start { jtag\_rclk 3000 }

If your system supports adaptive clocking (RTCK), configuring JTAG to use that is probably the most robust approach. However, it introduces delays to synchronize clocks; so it may not be the fastest solution.

**NOTE:** Script writers should consider using jtag\_rclk instead of adapter speed, but only for (ARM) cores and boards which support adaptive clocking.

#### adapter speed max\_speed\_kHz

#### [Command]

A non-zero speed is in KHZ. Hence: 3000 is 3mhz. JTAG interfaces usually support a limited number of speeds. The speed actually used won't be faster than the speed specified.

Chip data sheets generally include a top JTAG clock rate. The actual rate is often a function of a CPU core clock, and is normally less than that peak rate. For example, most ARM cores accept at most one sixth of the CPU clock.

Speed 0 (khz) selects RTCK method. See [FAQ RTCK], page 199. If your system uses RTCK, you won't need to change the JTAG clocking after setup. Not all interfaces, boards, or targets support "rtck". If the interface device can not support it, an error is returned when you try to use RTCK.

jtag\_rclk fallback\_speed\_kHz

# [Function]

This Tcl proc (defined in startup.tcl) attempts to enable RTCK/RCLK. If that fails (maybe the interface, board, or target doesn't support it), falls back to the specified frequency.

# Fall back to 3mhz if RTCK is not supported
jtag\_rclk 3000

# 9 Reset Configuration

Every system configuration may require a different reset configuration. This can also be quite confusing. Resets also interact with *reset-init* event handlers, which do things like setting up clocks and DRAM, and JTAG clock rates. (See [JTAG Speed], page 59.) They can also interact with JTAG routers. Please see the various board files for examples.

**Note:** To maintainers and integrators: Reset configuration touches several things at once. Normally the board configuration file should define it and assume that the JTAG adapter supports everything that's wired up to the board's JTAG connector.

However, the target configuration file could also make note of something the silicon vendor has done inside the chip, which will be true for most (or all) boards using that chip. And when the JTAG adapter doesn't support everything, the user configuration file will need to override parts of the reset configuration provided by other files.

# 9.1 Types of Reset

There are many kinds of reset possible through JTAG, but they may not all work with a given board and adapter. That's part of why reset configuration can be error prone.

- System Reset ... the SRST hardware signal resets all chips connected to the JTAG adapter, such as processors, power management chips, and I/O controllers. Normally resets triggered with this signal behave exactly like pressing a RESET button.
- JTAG TAP Reset ... the TRST hardware signal resets just the TAP controllers connected to the JTAG adapter. Such resets should not be visible to the rest of the system; resetting a device's TAP controller just puts that controller into a known state.
- *Emulation Reset* ... many devices can be reset through JTAG commands. These resets are often distinguishable from system resets, either explicitly (a "reset reason" register says so) or implicitly (not all parts of the chip get reset).
- Other Resets ... system-on-chip devices often support several other types of reset. You may need to arrange that a watchdog timer stops while debugging, preventing a watchdog reset. There may be individual module resets.

In the best case, OpenOCD can hold SRST, then reset the TAPs via TRST and send commands through JTAG to halt the CPU at the reset vector before the 1st instruction is executed. Then when it finally releases the SRST signal, the system is halted under debugger control before any code has executed. This is the behavior required to support the **reset halt** and **reset init** commands; after **reset init** a board-specific script might do things like setting up DRAM. (See [Reset Command], page 143.)

# 9.2 SRST and TRST Issues

Because SRST and TRST are hardware signals, they can have a variety of system-specific constraints. Some of the most common issues are:

• Signal not available ... Some boards don't wire SRST or TRST to the JTAG connector. Some JTAG adapters don't support such signals even if they are wired up. Use the **reset\_config** signals options to say when either of those signals is not connected. When SRST is not available, your code might not be able to rely on controllers having been fully reset during code startup. Missing TRST is not a problem, since JTAG-level resets can be triggered using with TMS signaling.

- Signals shorted ... Sometimes a chip, board, or adapter will connect SRST to TRST, instead of keeping them separate. Use the **reset\_config** combination options to say when those signals aren't properly independent.
- *Timing* ... Reset circuitry like a resistor/capacitor delay circuit, reset supervisor, or on-chip features can extend the effect of a JTAG adapter's reset for some time after the adapter stops issuing the reset. For example, there may be chip or board requirements that all reset pulses last for at least a certain amount of time; and reset buttons commonly have hardware debouncing. Use the adapter srst delay and jtag\_ntrst\_delay commands to say when extra delays are needed.
- Drive type ... Reset lines often have a pullup resistor, letting the JTAG interface treat them as open-drain signals. But that's not a requirement, so the adapter may need to use push/pull output drivers. Also, with weak pullups it may be advisable to drive signals to both levels (push/pull) to minimize rise times. Use the reset\_config trst\_type and srst\_type parameters to say how to drive reset signals.
- Special initialization ... Targets sometimes need special JTAG initialization sequences to handle chip-specific issues (not limited to errata). For example, certain JTAG commands might need to be issued while the system as a whole is in a reset state (SRST active) but the JTAG scan chain is usable (TRST inactive). Many systems treat combined assertion of SRST and TRST as a trigger for a harder reset than SRST alone. Such custom reset handling is discussed later in this chapter.

There can also be other issues. Some devices don't fully conform to the JTAG specifications. Trivial system-specific differences are common, such as SRST and TRST using slightly different names. There are also vendors who distribute key JTAG documentation for their chips only to developers who have signed a Non-Disclosure Agreement (NDA).

Sometimes there are chip-specific extensions like a requirement to use the normally-optional TRST signal (precluding use of JTAG adapters which don't pass TRST through), or needing extra steps to complete a TAP reset.

In short, SRST and especially TRST handling may be very finicky, needing to cope with both architecture and board specific constraints.

# 9.3 Commands for Handling Resets

adapter srst pulse\_width milliseconds [Command] Minimum amount of time (in milliseconds) OpenOCD should wait after asserting nSRST (active-low system reset) before allowing it to be deasserted.

adapter srst delay milliseconds [Command] How long (in milliseconds) OpenOCD should wait after deasserting nSRST (activelow system reset) before starting new JTAG operations. When a board has a reset button connected to SRST line it will probably have hardware debouncing, implying you should use this.

# jtag\_ntrst\_assert\_width milliseconds [Command] Minimum amount of time (in milliseconds) OpenOCD should wait after asserting nTRST (active-low JTAG TAP reset) before allowing it to be deasserted.

#### jtag\_ntrst\_delay milliseconds

How long (in milliseconds) OpenOCD should wait after deasserting nTRST (activelow JTAG TAP reset) before starting new JTAG operations.

#### reset\_config mode\_flag ...

This command displays or modifies the reset configuration of your combination of JTAG board and target in target configuration scripts.

Information earlier in this section describes the kind of problems the command is intended to address (see [SRST and TRST Issues], page 61). As a rule this command belongs only in board config files, describing issues like *board doesn't connect TRST*; or in user config files, addressing limitations derived from a particular combination of interface and board. (An unlikely example would be using a TRST-only adapter with a board that only wires up SRST.)

The mode\_flag options can be specified in any order, but only one of each type – signals, combination, gates, trst\_type, srst\_type and connect\_type – may be specified at a time. If you don't provide a new value for a given type, its previous value (perhaps the default) is unchanged. For example, this means that you don't need to say anything at all about TRST just to declare that if the JTAG adapter should want to drive SRST, it must explicitly be driven high (srst\_push\_pull).

• signals can specify which of the reset signals are connected. For example, If the JTAG interface provides SRST, but the board doesn't connect that signal properly, then OpenOCD can't use it. Possible values are none (the default), trst\_only, srst\_only and trst\_and\_srst.

**Tip:** If your board provides SRST and/or TRST through the JTAG connector, you must declare that so those signals can be used.

- The combination is an optional value specifying broken reset signal implementations. The default behaviour if no option given is separate, indicating everything behaves normally. srst\_pulls\_trst states that the test logic is reset together with the reset of the system (e.g. NXP LPC2000, "broken" board layout), trst\_pulls\_srst says that the system is reset together with the test logic (only hypothetical, I haven't seen hardware with such a bug, and can be worked around). combined implies both srst\_pulls\_trst and trst\_pulls\_srst.
- The gates tokens control flags that describe some cases where JTAG may be unavailable during reset. srst\_gates\_jtag (default) indicates that asserting SRST gates the JTAG clock. This means that no communication can happen on JTAG while SRST is asserted. Its converse is srst\_nogate, indicating that JTAG commands can safely be issued while SRST is active.
- The connect\_type tokens control flags that describe some cases where SRST is asserted while connecting to the target. srst\_nogate is required to use this option. connect\_deassert\_srst (default) indicates that SRST will not be asserted while connecting to the target. Its converse is connect\_assert\_srst, indicating that SRST will be asserted before any target connection. Only some targets

. [Command]

support this feature, STM32 and STR9 are examples. This feature is useful if you are unable to connect to your target due to incorrect options byte config or illegal program execution.

The optional *trst\_type* and *srst\_type* parameters allow the driver mode of each reset line to be specified. These values only affect JTAG interfaces with support for different driver modes, like the Amontec JTAGkey and JTAG Accelerator. Also, they are necessarily ignored if the relevant signal (TRST or SRST) is not connected.

- Possible *trst\_type* driver modes for the test reset signal (TRST) are the default trst\_push\_pull, and trst\_open\_drain. Most boards connect this signal to a pulldown, so the JTAG TAPs never leave reset unless they are hooked up to a JTAG adapter.
- Possible *srst\_type* driver modes for the system reset signal (SRST) are the default **srst\_open\_drain**, and **srst\_push\_pull**. Most boards connect this signal to a pullup, and allow the signal to be pulled low by various events including system power-up and pressing a reset button.

### 9.4 Custom Reset Handling

OpenOCD has several ways to help support the various reset mechanisms provided by chip and board vendors. The commands shown in the previous section give standard parameters. There are also *event handlers* associated with TAPs or Targets. Those handlers are Tcl procedures you can provide, which are invoked at particular points in the reset sequence.

When SRST is not an option you must set up a reset-assert event handler for your target. For example, some JTAG adapters don't include the SRST signal; and some boards have multiple targets, and you won't always want to reset everything at once.

After configuring those mechanisms, you might still find your board doesn't start up or reset correctly. For example, maybe it needs a slightly different sequence of SRST and/or TRST manipulations, because of quirks that the **reset\_config** mechanism doesn't address; or asserting both might trigger a stronger reset, which needs special attention.

Experiment with lower level operations, such as adapter assert, adapter deassert and the jtag arp\_\* operations shown here, to find a sequence of operations that works. See Chapter 17 [JTAG Commands], page 183. When you find a working sequence, it can be used to override jtag\_init, which fires during OpenOCD startup (see [Configuration Stage], page 32); or init\_reset, which fires during reset processing.

You might also want to provide some project-specific reset schemes. For example, on a multi-target board the standard **reset** command would reset all targets, but you may need the ability to reset only one target at time and thus want to avoid using the board-wide SRST signal.

### init\_reset mode

### [Overridable Procedure]

This is invoked near the beginning of the **reset** command, usually to provide as much of a cold (power-up) reset as practical. By default it is also invoked from jtag\_init if the scan chain does not respond to pure JTAG operations. The *mode* parameter is the parameter given to the low level reset command (halt, init, or run), setup, or potentially some other value. The default implementation just invokes jtag arp\_init-reset. Replacements will normally build on low level JTAG operations such as adapter assert and adapter deassert. Operations here must not address individual TAPs (or their associated targets) until the JTAG scan chain has first been verified to work.

Implementations must have verified the JTAG scan chain before they return. This is done by calling jtag arp\_init (or jtag arp\_init-reset).

#### jtag arp\_init

This validates the scan chain using just the four standard JTAG signals (TMS, TCK, TDI, TDO). It starts by issuing a JTAG-only reset. Then it performs checks to verify that the scan chain configuration matches the TAPs it can observe. Those checks include checking IDCODE values for each active TAP, and verifying the length of their instruction registers using TAP -ircapture and -irmask values. If these tests all pass, TAP setup events are issued to all TAPs with handlers for that event.

### jtag arp\_init-reset

This uses TRST and SRST to try resetting everything on the JTAG scan chain (and anything else connected to SRST). It then invokes the logic of jtag arp\_init.

[Command]

[Command]

# **10 TAP Declaration**

Test Access Ports (TAPs) are the core of JTAG. TAPs serve many roles, including:

- **Debug Target** A CPU TAP can be used as a GDB debug target.
- Flash Programming Some chips program the flash directly via JTAG. Others do it indirectly, making a CPU do it.
- **Program Download** Using the same CPU support GDB uses, you can initialize a DRAM controller, download code to DRAM, and then start running that code.
- **Boundary Scan** Most chips support boundary scan, which helps test for board assembly problems like solder bridges and missing connections.

OpenOCD must know about the active TAPs on your board(s). Setting up the TAPs is the core task of your configuration files. Once those TAPs are set up, you can pass their names to code which sets up CPUs and exports them as GDB targets, probes flash memory, performs low-level JTAG operations, and more.

### 10.1 Scan Chains

TAPs are part of a hardware *scan chain*, which is a daisy chain of TAPs. They also need to be added to OpenOCD's software mirror of that hardware list, giving each member a name and associating other data with it. Simple scan chains, with a single TAP, are common in systems with a single microcontroller or microprocessor. More complex chips may have several TAPs internally. Very complex scan chains might have a dozen or more TAPs: several in one chip, more in the next, and connecting to other boards with their own chips and TAPs.

You can display the list with the scan\_chain command. (Don't confuse this with the list displayed by the targets command, presented in the next chapter. That only displays TAPs for CPUs which are configured as debugging targets.) Here's what the scan chain might look like for a chip more than one TAP:

	TapName	Enabled	IdCode	Expected	IrLen	IrCap	IrMask
0	omap5912.dsp	Y	0x03df1d81	0x03df1d81	38	0x01	0x03
1	omap5912.arm	Y	0x0692602f	0x0692602f	4	0x01	0x0f
2	omap5912.unknown	Y	0x00000000	0x00000000	8	0x01	0x03

OpenOCD can detect some of that information, but not all of it. See [Autoprobing], page 71. Unfortunately, those TAPs can't always be autoconfigured, because not all devices provide good support for that. JTAG doesn't require supporting IDCODE instructions, and chips with JTAG routers may not link TAPs into the chain until they are told to do so.

The configuration mechanism currently supported by OpenOCD requires explicit configuration of all TAP devices using jtag newtap commands, as detailed later in this chapter. A command like this would declare one tap and name it chip1.cpu:

jtag newtap chip1 cpu -irlen 4 -expected-id 0x3ba00477

Each target configuration file lists the TAPs provided by a given chip. Board configuration files combine all the targets on a board, and so forth. Note that *the order in which TAPs are declared is very important*. That declaration order must match the order in the JTAG scan chain, both inside a single chip and between them. See [FAQ TAP Order], page 202.

For example, the STMicroelectronics STR912 chip has three separate TAPs<sup>1</sup>. To configure those taps, target/str912.cfg includes commands something like this:

jtag newtap str912 flash ... params ... jtag newtap str912 cpu ... params ... jtag newtap str912 bs ... params ...

Actual config files typically use a variable such as **\$\_CHIPNAME** instead of literals like **str912**, to support more than one chip of each type. See Chapter 6 [Config File Guidelines], page 21.

jtag names

[Command]

Returns the names of all current TAPs in the scan chain. Use jtag cget or jtag tapisenabled to examine attributes and state of each TAP.

```
foreach t [jtag names] {
    puts [format "TAP: %s\n" $t]
}
```

scan\_chain

[Command]

Displays the TAPs in the scan chain configuration, and their status. The set of TAPs listed by this command is fixed by exiting the OpenOCD configuration stage, but systems with a JTAG router can enable or disable TAPs dynamically.

### 10.2 TAP Names

When TAP objects are declared with jtag newtap, a *dotted.name* is created for the TAP, combining the name of a module (usually a chip) and a label for the TAP. For example: xilinx.tap, str912.flash, omap3530.jrc, dm6446.dsp, or stm32.cpu. Many other commands use that dotted.name to manipulate or refer to the TAP. For example, CPU configuration uses the name, as does declaration of NAND or NOR flash banks.

The components of a dotted name should follow "C" symbol name rules: start with an alphabetic character, then numbers and underscores are OK; while others (including dots!) are not.

### **10.3 TAP Declaration Commands**

jtag newtap chipname tapname configparams... [Config Command] Declares a new TAP with the dotted name chipname.tapname, and configured according to the various configparams.

The *chipname* is a symbolic name for the chip. Conventionally target config files use **\$\_CHIPNAME**, defaulting to the model name given by the chip vendor but overridable.

The tapname reflects the role of that TAP, and should follow this convention:

- **bs** For boundary scan if this is a separate TAP;
- cpu The main CPU of the chip, alternatively arm and dsp on chips with both ARM and DSP CPUs, arm1 and arm2 on chips with two ARMs, and so forth;
- etb For an embedded trace buffer (example: an ARM ETB11);

<sup>&</sup>lt;sup>1</sup> See the ST document titled: STR91xFAxxx, Section 3.15 Jtag Interface, Page: 28/102, Figure 3: JTAG chaining inside the STR91xFA. http://eu.st.com/stonline/products/literature/ds/13495.pdf

- flash If the chip has a flash TAP, like the str912;
- jrc For JTAG route controller (example: the ICEPick modules on many Texas Instruments chips, like the OMAP3530 on Beagleboards);
- tap Should be used only for FPGA- or CPLD-like devices with a single TAP;
- unknownN If you have no idea what the TAP is for (N is a number);
- when in doubt Use the chip maker's name in their data sheet. For example, the Freescale i.MX31 has a SDMA (Smart DMA) with a JTAG TAP; that TAP should be named sdma.

Every TAP requires at least the following *configparams*:

• -irlen NUMBER

The length in bits of the instruction register, such as 4 or 5 bits.

A TAP may also provide optional *configparams*:

• -disable (or -enable)

Use the -disable parameter to flag a TAP which is not linked into the scan chain after a reset using either TRST or the JTAG state machine's RESET state. You may use -enable to highlight the default state (the TAP is linked in). See [Enabling and Disabling TAPs], page 70.

• -expected-id NUMBER

A non-zero number represents a 32-bit IDCODE which you expect to find when the scan chain is examined. These codes are not required by all JTAG devices. *Repeat the option* as many times as required if more than one ID code could appear (for example, multiple versions). Specify *number* as zero to suppress warnings about IDCODE values that were found but not included in the list.

Provide this value if at all possible, since it lets OpenOCD tell when the scan chain it sees isn't right. These values are provided in vendors' chip documentation, usually a technical reference manual. Sometimes you may need to probe the JTAG hardware to find these values. See [Autoprobing], page 71.

• -ignore-version

Specify this to ignore the JTAG version field in the **-expected-id** option. When vendors put out multiple versions of a chip, or use the same JTAG-level ID for several largely-compatible chips, it may be more practical to ignore the version field than to update config files to handle all of the various chip IDs. The version field is defined as bit 28-31 of the IDCODE.

-ignore-bypass

Specify this to ignore the 'bypass' bit of the idcode. Some vendor put an invalid idcode regarding this bit. Specify this to ignore this bit and to not consider this tap in bypass mode.

• -ircapture NUMBER

The bit pattern loaded by the TAP into the JTAG shift register on entry to the IRCAPTURE state, such as 0x01. JTAG requires the two LSBs of this value to be 01. By default, -ircapture and -irmask are set up to verify that two-bit value. You may provide additional bits if you know them, or indicate that a TAP doesn't conform to the JTAG specification.

• -irmask NUMBER

A mask used with -ircapture to verify that instruction scans work correctly. Such scans are not used by OpenOCD except to verify that there seems to be no problems with JTAG scan chain operations.

-ignore-syspwrupack

Specify this to ignore the CSYSPWRUPACK bit in the ARM DAP DP CTRL/STAT register during initial examination and when checking the sticky error bit. This bit is normally checked after setting the CSYSPWRUPREQ bit, but some devices do not set the ack bit until sometime later.

• -ir-bypass NUMBER

Vendor specific bypass instruction, required by some hierarchical JTAG routers where the normal BYPASS instruction bypasses the whole router and a vendor specific bypass instruction is required to access child nodes.

### 10.4 Other TAP commands

jtag cget dotted.name -idcode [Command] Get the value of the IDCODE found in hardware.

jtag cget dotted.name -event event\_name [Command]
jtag configure dotted.name -event event\_name handler [Command]
At this writing this TAP attribute mechanism is limited and used mostly for event
handling. (It is not a direct analogue of the cget/configure mechanism for debugger
targets.) See the next section for information about the available events.

The configure subcommand assigns an event handler, a Tcl string which is evaluated when the event is triggered. The cget subcommand returns that handler.

### 10.5 TAP Events

OpenOCD includes two event mechanisms. The one presented here applies to all JTAG TAPs. The other applies to debugger targets, which are associated with certain TAPs.

The TAP events currently defined are:

• post-reset

The TAP has just completed a JTAG reset. The tap may still be in the JTAG RESET state. Handlers for these events might perform initialization sequences such as issuing TCK cycles, TMS sequences to ensure exit from the ARM SWD mode, and more.

Because the scan chain has not yet been verified, handlers for these events *should not* issue commands which scan the JTAG IR or DR registers of any particular target. **NOTE:** As this is written (September 2009), nothing prevents such access.

• setup

The scan chain has been reset and verified. This handler may enable TAPs as needed.

• tap-disable

The TAP needs to be disabled. This handler should implement jtag tapdisable by issuing the relevant JTAG commands.

### • tap-enable

The TAP needs to be enabled. This handler should implement jtag tapenable by issuing the relevant JTAG commands.

If you need some action after each JTAG reset which isn't actually specific to any TAP (since you can't yet trust the scan chain's contents to be accurate), you might:

```
jtag configure CHIP.jrc -event post-reset {
  echo "JTAG Reset done"
   ... non-scan jtag operations to be done after reset
}
```

### 10.6 Enabling and Disabling TAPs

In some systems, a *JTAG Route Controller* (JRC) is used to enable and/or disable specific JTAG TAPs. Many ARM-based chips from Texas Instruments include an "ICEPick" module, which is a JRC. Such chips include DaVinci and OMAP3 processors.

A given TAP may not be visible until the JRC has been told to link it into the scan chain; and if the JRC has been told to unlink that TAP, it will no longer be visible. Such routers address problems that JTAG "bypass mode" ignores, such as:

- The scan chain can only go as fast as its slowest TAP.
- Having many TAPs slows instruction scans, since all TAPs receive new instructions.
- TAPs in the scan chain must be powered up, which wastes power and prevents debugging some power management mechanisms.

The IEEE 1149.1 JTAG standard has no concept of a "disabled" tap, as implied by the existence of JTAG routers. However, the upcoming IEEE 1149.7 framework (layered on top of JTAG) does include a kind of JTAG router functionality.

In OpenOCD, tap enabling/disabling is invoked by the Tcl commands shown below, and is implemented using TAP event handlers. So for example, when defining a TAP for a CPU connected to a JTAG router, your target.cfg file should define TAP event handlers using code that looks something like this:

```
jtag configure CHIP.cpu -event tap-enable {
    ... jtag operations using CHIP.jrc
}
jtag configure CHIP.cpu -event tap-disable {
    ... jtag operations using CHIP.jrc
}
```

Then you might want that CPU's TAP enabled almost all the time:

```
jtag configure $CHIP.jrc -event setup "jtag tapenable $CHIP.cpu"
```

Note how that particular setup event handler declaration uses quotes to evaluate **\$CHIP** when the event is configured. Using brackets { } would cause it to be evaluated later, at runtime, when it might have a different value.

### jtag tapdisable dotted.name

### [Command]

If necessary, disables the tap by sending it a tap-disable event. Returns the string "1" if the tap specified by *dotted.name* is enabled, and "0" if it is disabled.

jtag tapenable dotted.name

If necessary, enables the tap by sending it a tap-enable event. Returns the string "1" if the tap specified by *dotted.name* is enabled, and "0" if it is disabled.

jtag tapisenabled dotted.name

[Command]

[Command]

Returns the string "1" if the tap specified by *dotted.name* is enabled, and "0" if it is disabled.

**Note:** Humans will find the scan\_chain command more helpful for querying the state of the JTAG taps.

### 10.7 Autoprobing

TAP configuration is the first thing that needs to be done after interface and reset configuration. Sometimes it's hard finding out what TAPs exist, or how they are identified. Vendor documentation is not always easy to find and use.

To help you get past such problems, OpenOCD has a limited *autoprobing* ability to look at the scan chain, doing a *blind interrogation* and then reporting the TAPs it finds. To use this mechanism, start the OpenOCD server with only data that configures your JTAG interface, and arranges to come up with a slow clock (many devices don't support fast JTAG clocks right when they come out of reset).

For example, your openocd.cfg file might have:

```
source [find interface/olimex-arm-usb-tiny-h.cfg]
reset_config trst_and_srst
jtag_rclk 8
```

When you start the server without any TAPs configured, it will attempt to autoconfigure the TAPs. There are two parts to this:

- 1. *TAP discovery* ... After a JTAG reset (sometimes a system reset may be needed too), each TAP's data registers will hold the contents of either the IDCODE or BYPASS register. If JTAG communication is working, OpenOCD will see each TAP, and report what -expected-id to use with it.
- 2. IR Length discovery ... Unfortunately JTAG does not provide a reliable way to find out the value of the -irlen parameter to use with a TAP that is discovered. If OpenOCD can discover the length of a TAP's instruction register, it will report it. Otherwise you may need to consult vendor documentation, such as chip data sheets or BSDL files.

In many cases your board will have a simple scan chain with just a single device. Here's what OpenOCD reported with one board that's a bit more complex:

```
clock speed 8 kHz
There are no enabled taps. AUTO PROBING MIGHT NOT WORK!!
AUTO auto0.tap - use "jtag newtap auto0 tap -expected-id 0x2b900f0f ..."
AUTO auto1.tap - use "jtag newtap auto1 tap -expected-id 0x07926001 ..."
AUTO auto2.tap - use "jtag newtap auto2 tap -expected-id 0x0b73b02f ..."
AUTO auto0.tap - use "... -irlen 4"
AUTO auto1.tap - use "... -irlen 4"
AUTO auto2.tap - use "... -irlen 6"
no gdb ports allocated as no target has been specified
```

Given that information, you should be able to either find some existing config files to use, or create your own. If you create your own, you would configure from the bottom up: first a target.cfg file with these TAPs, any targets associated with them, and any on-chip resources; then a board.cfg with off-chip resources, clocking, and so forth.

# 10.8 DAP declaration (ARMv6-M, ARMv7 and ARMv8 targets)

Since OpenOCD version 0.11.0, the Debug Access Port (DAP) is no longer implicitly created together with the target. It must be explicitly declared using the dap create command. For all ARMv6-M, ARMv7 and ARMv8 targets, the option "-dap dap\_name" has to be used instead of "-chain-position dotted.name" when the target is created.

The dap command group supports the following sub-commands:

# dap create dap\_name -chain-position dotted.name [Command] configparams...

Declare a DAP instance named *dap\_name* linked to the JTAG tap *dotted.name*. This also creates a new command (dap\_name) which is used for various purposes including additional configuration. There can only be one DAP for each JTAG tap in the system.

A DAP may also provide optional configurates:

- -adiv5 Specify that it's an ADIv5 DAP. This is the default if not specified.
- -adiv6 Specify that it's an ADIv6 DAP.
- -ignore-syspwrupack Specify this to ignore the CSYSPWRUPACK bit in the ARM DAP DP CTRL/STAT register during initial examination and when checking the sticky error bit. This bit is normally checked after setting the CSYSP-WRUPREQ bit, but some devices do not set the ack bit until sometime later.
- -dp-id number

Debug port identification number for SWD DPv2 multidrop. The *number* is written to bits 0..27 of DP TARGETSEL during DP selection. To find the id number of a single connected device read DP TARGETID: device.dap dpreg 0x24 Use bits 0..27 of TARGETID.

• -instance-id number

Instance identification number for SWD DPv2 multidrop. The *number* is written to bits 28..31 of DP TARGETSEL during DP selection. To find the instance number of a single connected device read DP DLPIDR: device.dap dpreg 0x34 The instance number is in bits 28..31 of DLPIDR value.

### dap names

[Command]

This command returns a list of all registered DAP objects. It it useful mainly for Tcl scripting.

### dap info [num|root]

[Command]

Displays the ROM table for MEM-AP *num*, defaulting to the currently selected AP of the currently selected target. On ADIv5 DAP *num* is the numeric index of the AP. On ADIv6 DAP *num* is the base address of the AP. With ADIv6 only, **root** specifies the root ROM table.

### dap init

Initialize all registered DAPs. This command is used internally during initialization. It can be issued at any time after the initialization, too.

The following commands exist as subcommands of DAP instances:

### \$dap\_name info [num|root]

Displays the ROM table for MEM-AP *num*, defaulting to the currently selected AP. On ADIv5 DAP num is the numeric index of the AP. On ADIv6 DAP num is the base address of the AP. With ADIv6 only, root specifies the root ROM table.

### \$dap\_name apid [num]

Displays ID register from AP num, defaulting to the currently selected AP. On ADIv5 DAP num is the numeric index of the AP. On ADIv6 DAP num is the base address of the AP.

#### \$dap\_name apreg ap\_num reg [value]

Displays content of a register reg from AP ap\_num or set a new value value. On ADIv5 DAP ap\_num is the numeric index of the AP. On ADIv6 DAP ap\_num is the base address of the AP. reg is byte address of a word register, 0, 4, 8 ... 0xfc.

#### \$dap\_name apsel [num]

Select AP num, defaulting to 0. On ADIv5 DAP num is the numeric index of the AP. On ADIv6 DAP num is the base address of the AP.

### \$dap\_name dpreg reg [value]

Displays the content of DP register at address reg, or set it to a new value value.

In case of SWD, reg is a value in packed format dpbanksel << 4|addr and assumes values 0, 4, 8 ... 0xfc. In case of JTAG it only assumes values 0, 4, 8 and 0xc.

*Note:* Consider using poll off to avoid any disturbing background activity by OpenOCD while you are operating at such low-level.

#### \$dap\_name baseaddr [num]

Displays debug base address from MEM-AP num, defaulting to the currently selected AP. On ADIv5 DAP num is the numeric index of the AP. On ADIv6 DAP num is the base address of the AP.

### \$dap\_name memaccess [value]

Displays the number of extra tck cycles in the JTAG idle to use for MEM-AP memory bus access [0-255], giving additional time to respond to reads. If value is defined, first assigns that.

### \$dap\_name apcsw [value [mask]]

Displays or changes CSW bit pattern for MEM-AP transfers.

At the begin of each memory access the CSW pattern is extended (bitwise or-ed) by Size and AddrInc bit-fields according to transfer requirements and the result is written to the real CSW register. All bits except dynamically updated fields Size and AddrInc can be changed by changing the CSW pattern. Refer to ARM ADI v5 manual chapter 7.6.4 and appendix A for details.

[Command]

[Command]

[Command]

[Command]

[Command]

[Command]

[Command]

[Command]

[Command]

Use value only syntax if you want to set the new CSW pattern as a whole. The example sets HPROT1 bit (required by Cortex-M) and clears the rest of the pattern:

kx.dap apcsw 0x2000000

If mask is also used, the CSW pattern is changed only on bit positions where the mask bit is 1. The following example sets HPROT3 (cacheable) and leaves the rest of the pattern intact. It configures memory access through DCache on Cortex-M7.

set CSW\_HPROT3\_CACHEABLE [expr {1 << 27}]
samv.dap apcsw \$CSW\_HPROT3\_CACHEABLE \$CSW\_HPROT3\_CACHEABLE</pre>

Another example clears SPROT bit and leaves the rest of pattern intact:

set CSW\_SPROT [expr {1 << 30}]
samv.dap apcsw 0 \$CSW\_SPROT</pre>

*Note:* If you want to check the real value of CSW, not CSW pattern, use xxx.dap apreg 0. See [DAP subcommand apreg], page 73.

*Warning:* Some of the CSW bits are vital for working memory transfer. If you set a wrong CSW pattern and MEM-AP stopped working, use the following example with a proper dap name:

xxx.dap apcsw default

\$dap\_name ti\_be\_32\_quirks [enable] [Config Command] Set/get quirks mode for TI TMS450/TMS570 processors Disabled by default

\$dap\_name nu\_npcx\_quirks [enable] [Config Command]
Set/get quirks mode for Nuvoton NPCX/NPCD MCU families Disabled by default

## 11 CPU Configuration

This chapter discusses how to set up GDB debug targets for CPUs. You can also access these targets without GDB (see Chapter 16 [Architecture and Core Commands], page 148, and [Target State handling], page 140) and through various kinds of NAND and NOR flash commands. If you have multiple CPUs you can have multiple such targets.

We'll start by looking at how to examine the targets you have, then look at how to add one more target and how to configure it.

### 11.1 Target List

All targets that have been set up are part of a list, where each member has a name. That name should normally be the same as the TAP name. You can display the list with the targets (plural!) command. This display often has only one CPU; here's what it might look like with more than one:

	TargetName	Туре	Endian	TapName	State
0*	at91rm9200.cpu	arm920t	little	at91rm9200.cpu	running
1	MyTarget	cortex_m	little	mychip.foo	tap-disabled

One member of that list is the *current target*, which is implicitly referenced by many commands. It's the one marked with a \* near the target name. In particular, memory addresses often refer to the address space seen by that current target. Commands like mdw (memory display words) and flash erase\_address (erase NOR flash blocks) are examples; and there are many more.

Several commands let you examine the list of targets:

target	current		[Command]

Returns the name of the current target.

#### target names

Lists the names of all current targets in the list.

foreach t [target names] {
 puts [format "Target: %s\n" \$t]
}

targets [name]

[Command]

[Command]

Note: the name of this command is plural. Other target command names are singular.

With no parameter, this command displays a table of all known targets in a user friendly form.

With a parameter, this command sets the current target to the given target with the given *name*; this is only relevant on boards which have more than one target.

### 11.2 Target CPU Types

Each target has a *CPU type*, as shown in the output of the targets command. You need to specify that type when calling target create. The CPU type indicates more than just the instruction set. It also indicates how that instruction set is implemented, what kind of debug support it integrates, whether it has an MMU (and if so, what kind), what corespecific commands may be available (see Chapter 16 [Architecture and Core Commands], page 148), and more.

It's easy to see what target types are supported, since there's a command to list them.

### target types

[Command]

Lists all supported target types. At this writing, the supported CPU types are:

- aarch64 this is an ARMv8-A core with an MMU.
- arm11 this is a generation of ARMv6 cores.
- arm720t this is an ARMv4 core with an MMU.
- arm7tdmi this is an ARMv4 core.
- arm920t this is an ARMv4 core with an MMU.
- arm926ejs this is an ARMv5 core with an MMU.
- arm946e this is an ARMv5 core with an MMU.
- arm966e this is an ARMv5 core.
- arm9tdmi this is an ARMv4 core.
- avr implements Atmel's 8-bit AVR instruction set. (Support for this is preliminary and incomplete.)
- avr32\_ap7k this an AVR32 core.
- cortex\_a this is an ARMv7-A core with an MMU.
- cortex\_m this is an ARMv7-M core, supporting only the compact Thumb2 instruction set. Supports also ARMv6-M and ARMv8-M cores
- cortex\_r4 this is an ARMv7-R core.
- dragonite resembles arm966e.
- dsp563xx implements Freescale's 24-bit DSP. (Support for this is still incomplete.)
- dsp5680xx implements Freescale's 5680x DSP.
- esirisc this is an EnSilica eSi-RISC core. The current implementation supports eSi-32xx cores.
- esp32 this is an Espressif SoC with dual Xtensa cores.
- esp32s2 this is an Espressif SoC with single Xtensa core.
- esp32s3 this is an Espressif SoC with dual Xtensa cores.
- fa526 resembles arm920 (w/o Thumb).
- feroceon resembles arm926.
- hla\_target a Cortex-M alternative to work with HL adapters like ST-Link.
- 1s1\_sap this is the SAP on NXP LS102x CPUs, allowing access to physical memory addresses independently of CPU cores.

- mem\_ap this is an ARM debug infrastructure Access Port without a CPU, through which bus read and write cycles can be generated; it may be useful for working with non-CPU hardware behind an AP or during development of support for new CPUs. It's possible to connect a GDB client to this target (the GDB port has to be specified, See [option -gdb-port], page 80.), and a fake ARM core will be emulated to comply to GDB remote protocol.
- mips\_m4k a MIPS core.
- mips\_mips64 a MIPS64 core.
- or1k this is an OpenRISC 1000 core. The current implementation supports three JTAG TAP cores:
  - OpenCores TAP (See: http://opencores.org/project,jtag)
  - Altera Virtual JTAG TAP (See: http://www.altera.com/literature/ ug/ug\_virtualjtag.pdf)
  - Xilinx BSCAN\_\* virtual JTAG interface (See: http://www.xilinx.com/ support/documentation/sw\_manuals/xilinx14\_2/spartan6\_hdl.pdf)

And two debug interfaces cores:

- Advanced debug interface
   (See: http://opencores.org/project,adv\_debug\_sys)
- SoC Debug Interface
   (See: http://opencores.org/project,dbg\_interface)
- quark\_d20xx an Intel Quark D20xx core.
- quark\_x10xx an Intel Quark X10xx core.
- riscv a RISC-V core.
- stm8 implements an STM8 core.
- testee a dummy target for cases without a real CPU, e.g. CPLD.
- **xscale** this is actually an architecture, not a CPU type. It is based on the ARMv5 architecture.
- xtensa this is a generic Cadence/Tensilica Xtensa core.

To avoid being confused by the variety of ARM based cores, remember this key point: *ARM is a technology licencing company*. (See: http://www.arm.com.) The CPU name used by OpenOCD will reflect the CPU design that was licensed, not a vendor brand which incorporates that design. Name prefixes like arm7, arm9, arm11, and cortex reflect design generations; while names like ARMv4, ARMv5, ARMv6, ARMv7 and ARMv8 reflect an architecture version implemented by a CPU design.

### 11.3 Target Configuration

Before creating a "target", you must have added its TAP to the scan chain. When you've added that TAP, you will have a dotted.name which is used to set up the CPU support. The chip-specific configuration file will normally configure its CPU(s) right after it adds all of the chip's TAPs to the scan chain.

Although you can set up a target in one step, it's often clearer if you use shorter commands and do it in two steps: create it, then configure optional parts. All operations on the target after it's created will use a new command, created as part of target creation. The two main things to configure after target creation are a work area, which usually has target-specific defaults even if the board setup code overrides them later; and event handlers (see [Target Events], page 83), which tend to be much more board-specific. The key steps you use might look something like this

```
dap create mychip.dap -chain-position mychip.cpu
target create MyTarget cortex_m -dap mychip.dap
MyTarget configure -work-area-phys 0x08000 -work-area-size 8096
MyTarget configure -event reset-deassert-pre { jtag_rclk 5 }
MyTarget configure -event reset-init { myboard_reinit }
```

You should specify a working area if you can; typically it uses some on-chip SRAM. Such a working area can speed up many things, including bulk writes to target memory; flash operations like checking to see if memory needs to be erased; GDB memory checksumming; and more.

**Warning:** On more complex chips, the work area can become inaccessible when application code (such as an operating system) enables or disables the MMU. For example, the particular MMU context used to access the virtual address will probably matter ... and that context might not have easy access to other addresses needed. At this writing, OpenOCD doesn't have much MMU intelligence.

It's often very useful to define a **reset-init** event handler. For systems that are normally used with a boot loader, common tasks include updating clocks and initializing memory controllers. That may be needed to let you write the boot loader into flash, in order to "de-brick" your board; or to load programs into external DDR memory without having run the boot loader.

```
target create target_name type configparams... [Config Command]
This command creates a GDB debug target that refers to a specific JTAG tap. It
enters that target into a list, and creates a new command (target_name) which is
used for various purposes including additional configuration.
```

• target\_name ... is the name of the debug target. By convention this should be the same as the *dotted.name* of the TAP associated with this target, which must be specified here using the -chain-position *dotted.name* configparam.

This name is also used to create the target object command, referred to here as **\$target\_name**, and in other places the target needs to be identified.

- type ... specifies the target type. See [target types], page 76.
- configparams ... all parameters accepted by **\$target\_name configure** are permitted. If the target is big-endian, set it here with -endian big.

You *must* set the -chain-position dotted.name or -dap dap\_name here.

```
$target_name configure configparams... [Command]
The options accepted by this command may also be specified as parameters to target
create. Their values can later be queried one at a time by using the $target_name
cget command.
```

*Warning:* changing some of these after setup is dangerous. For example, moving a target from one TAP to another; and changing its endianness.

• -chain-position dotted.name - names the TAP used to access this target.

- -dap dap\_name names the DAP used to access this target. See [DAP declaration], page 72, on how to create and manage DAP instances.
- -endian (big|little) specifies whether the CPU uses big or little endian conventions
- -event event\_name event\_body See [Target Events], page 83. Note that this updates a list of named event handlers. Calling this twice with two different event names assigns two different handlers, but calling it twice with the same event name assigns only one handler.

Current target is temporarily overridden to the event issuing target before handler code starts and switched back after handler is done.

- -work-area-backup (0|1) says whether the work area gets backed up; by default, *it is not backed up*. When possible, use a working\_area that doesn't need to be backed up, since performing a backup slows down operations. For example, the beginning of an SRAM block is likely to be used by most build systems, but the end is often unused.
- -work-area-size *size* specify work are size, in bytes. The same size applies regardless of whether its physical or virtual address is being used.
- -work-area-phys *address* set the work area base *address* to be used when no MMU is active.
- -work-area-virt address set the work area base address to be used when an MMU is active. Do not specify a value for this except on targets with an MMU. The value should normally correspond to a static mapping for the -work-area-phys address, set up by the current operating system.
- -rtos rtos\_type enable rtos support for target, rtos\_type can be one of auto, none, eCos, ThreadX, FreeRTOS, linux, ChibiOS, embKernel, mqx, uCOS-III, nuttx, RIOT, Zephyr, rtkernel See [RTOS Support], page 194.
- -defer-examine skip target examination at initial JTAG chain scan and after a reset. A manual call to arp\_examine is required to access the target for debugging.
- -ap-num ap\_number set DAP access port for target. On ADIv5 DAP ap\_number is the numeric index of the DAP AP the target is connected to. On ADIv6 DAP ap\_number is the base address of the DAP AP the target is connected to. Use this option with systems where multiple, independent cores are connected to separate access ports of the same DAP.
- -dbgbase dbg\_base\_address set the base address of the debug controller. This is ignored and not required for target types that have the debug controller at fixed addresses, like cortex\_m. On DAP based SoC, OpenOCD can parse the ROM table in the DAP access port to identify the base address of the debug controller, but the parsing can be slow on devices with big ROM tables. While using -dbgbase is suggested to speed up the target examination, it is often the only viable solution for devices with incorrect ROM table content or with ROM table partially not accessible due to clock gating or power management.
- -coreid coreid set an index to identify the CPU or its debug controller.
  - When -dbgbase option is not provided on devices with multiple CPUs on the same DAP access port (e.g. cortex\_a, cortex\_r4, aarch64 and armv8r),

this option specifies that the ROM table parsing should select the CPU in position *coreid*.

- On target type riscv, coreid specifies the hart (HARdware Threads) on the DM (Debug Module). It is used on multi-hart devices to index a specific hart ID. When not present, it's default value is zero.
- This value *coreid* is currently also used in other contexts as a general CPU index, e.g. in SMP nodes or to select a specific CPU in a chip. To avoid confusion, these additional use cases are going to be dropped.
- -cti cti\_name set Cross-Trigger Interface (CTI) connected to the target. Currently, only the aarch64 target makes use of this option, where it is a mandatory configuration for the target run control. See [ARM Cross-Trigger Interface], page 151, for instruction on how to declare and control a CTI instance.
- -gdb-port number See [command gdb port], page 33, for the possible values of the parameter number, which are not only numeric values. Use this option to override, for this target only, the global parameter set with command gdb port. See [command gdb port], page 33.
- -gdb-max-connections number EXPERIMENTAL: set the maximum number of GDB connections that are allowed for the target. Default is 1. A negative value for number means unlimited connections. See See [Using GDB as a non-intrusive memory inspector], page 193.

### 11.4 Other \$target\_name Commands

The Tcl/Tk language has the concept of object commands, and OpenOCD adopts that same model for targets.

A good Tk example is a on screen button. Once a button is created a button has a name (a path in Tk terms) and that name is useable as a first class command. For example in Tk, one can create a button and later configure it like this:

```
# Create
button .foobar -background red -command { foo }
# Modify
.foobar configure -foreground blue
# Query
set x [.foobar cget -background]
# Report
puts [format "The button is %s" $x]
```

In OpenOCD's terms, the "target" is an object just like a Tcl/Tk button, and its object commands are invoked the same way.

str912.cpu mww 0x1234 0x42 omap3530.cpu mww 0x5555 123

The commands supported by OpenOCD target objects are:

<pre>\$target_name</pre>	arp_examine allow-defer	[Command]
<pre>\$target_name</pre>	arp_halt	[Command]
<pre>\$target_name</pre>	arp_poll	[Command]

#### \$target\_name arp\_reset

### \$target\_name arp\_waitstate

Internal OpenOCD scripts (most notably startup.tcl) use these to deal with specific reset cases. They are not otherwise documented here.

### \$target\_name set\_reg dict

Set register values of the target.

• *dict* ... Tcl dictionary with pairs of register names and values.

For example, the following command sets the value 0 to the program counter (pc) register and 0x1000 to the stack pointer (sp) register:

set\_reg {pc 0 sp 0x1000}

### \$target\_name get\_reg [-force] list

Get register values from the target and return them as Tcl dictionary with pairs of register names and values. If option "-force" is set, the register values are read directly from the target, bypassing any caching.

• *list* ... List of register names

For example, the following command retrieves the values from the program counter (pc) and stack pointer (sp) register:

get\_reg {pc sp}

\$target\_name write\_memory address width data ['phys'] [Command] This function provides an efficient way to write to the target memory from a Tcl script.

- address ... target memory address
- width ... memory access bit size, can be 8, 16, 32 or 64
- data ... Tcl list with the elements to write
- ['phys'] ... treat the memory address as physical instead of virtual address

For example, the following command writes two 32 bit words into the target memory at address 0x20000000:

write\_memory 0x20000000 32 {0xdeadbeef 0x00230500}

\$target\_name read\_memory address width count ['phys'] [Command]

This function provides an efficient way to read the target memory from a Tcl script. A Tcl list containing the requested memory elements is returned by this function.

- address ... target memory address
- width ... memory access bit size, can be 8, 16, 32 or 64
- *count* ... number of elements to read
- ['phys'] ... treat the memory address as physical instead of virtual address

For example, the following command reads two 32 bit words from the target memory at address 0x20000000:

read\_memory 0x2000000 32 2

### 81

[Command]

[Command]

[Command]

[Command]

### \$target\_name cget queryparm

[Command]

[Command]

[Command]

[Command]

Each configuration parameter accepted by **\$target\_name configure** can be individually queried, to return its current value. The *queryparm* is a parameter name accepted by that command, such as **-work-area-phys**. There are a few special cases:

- -event event\_name returns the handler for the event named event\_name. This is a special case because setting a handler requires two parameters.
- -type returns the target type. This is a special case because this is set using target create and can't be changed using \$target\_name configure.

For example, if you wanted to summarize information about all the targets you might use something like this:

#### \$target\_name curstate

Displays the current target state: debug-running, halted, reset, running, or unknown. (Also, see [Event Polling], page 35.)

### \$target\_name debug\_reason

Displays the current debug reason: debug-request, breakpoint, watchpoint, watchpoint-and-breakpoint, single-step, target-not-halted, program-exit, exception-catch or undefined.

### \$target\_name eventlist

Displays a table listing all event handlers currently associated with this target. See [Target Events], page 83.

\$target\_name invoke-event event\_name [Command]
Invokes the handler for the event named event\_name. (This is primarily intended for
use by OpenOCD framework code, for example by the reset code in startup.tcl.)

<pre>\$target_name mdd</pre>	[phys] addr	[count]	[Command]
<pre>\$target_name mdw</pre>	[phys] addr	[count]	[Command]
<pre>\$target_name mdh</pre>	[phys] addr	[count]	[Command]
<pre>\$target_name mdb</pre>	[phys] addr	[count]	[Command]
			 - / >

Display contents of address *addr*, as 64-bit doublewords (mdd), 32-bit words (mdw), 16-bit halfwords (mdh), or 8-bit bytes (mdb). When the current target has an MMU which is present and active, *addr* is interpreted as a virtual address. Otherwise, or if the optional *phys* flag is specified, *addr* is interpreted as a physical address. If *count* is specified, displays that many units. (If you want to process the data instead of displaying it, see the read\_memory primitives.)

<pre>\$target_name</pre>	mwd	[phys]	addr doubleword [count]	[Command]
<pre>\$target_name</pre>	mww	[phys]	addr word [count]	[Command]
<pre>\$target_name</pre>	mwh	[phys]	addr halfword [count]	[Command]

\$target\_name mwb [phys] addr byte [count] [Command] Writes the specified doubleword (64 bits), word (32 bits), halfword (16 bits), or byte (8-bit) value, at the specified address addr. When the current target has an MMU which is present and active, addr is interpreted as a virtual address. Otherwise, or if the optional phys flag is specified, addr is interpreted as a physical address. If count is specified, fills that many units of consecutive address.

### 11.5 Target Events

At various times, certain things can happen, or you want them to happen. For example:

- What should happen when GDB connects? Should your target reset?
- When GDB tries to flash the target, do you need to enable the flash via a special command?
- Is using SRST appropriate (and possible) on your system? Or instead of that, do you need to issue JTAG commands to trigger reset? SRST usually resets everything on the scan chain, which can be inappropriate.
- During reset, do you need to write to certain memory locations to set up system clocks or to reconfigure the SDRAM? How about configuring the watchdog timer, or other peripherals, to stop running while you hold the core stopped for debugging?

All of the above items can be addressed by target event handlers. These are set up by \$target\_name configure -event or target create ... -event.

The programmer's model matches the -command option used in Tcl/Tk buttons and events. The two examples below act the same, but one creates and invokes a small procedure while the other inlines it.

```
proc my_init_proc { } {
    echo "Disabling watchdog..."
    mww 0xfffffd44 0x00008000
}
mychip.cpu configure -event reset-init my_init_proc
mychip.cpu configure -event reset-init {
    echo "Disabling watchdog..."
    mww 0xfffffd44 0x00008000
}
```

The following target events are defined:

• debug-halted

The target has halted for debug reasons (i.e.: breakpoint)

- **debug-resumed** The target has resumed (i.e.: GDB said run)
- early-halted Occurs early in the halt process
- examine-start Before target examine is called.
- **examine-end** After target examine is called with no errors.

• examine-fail

After target examine fails.

• gdb-attach

When GDB connects. Issued before any GDB communication with the target starts. GDB expects the target is halted during attachment. See [GDB as a non-intrusive memory inspector], page 193, how to connect GDB to running target. The event can be also used to set up the target so it is possible to probe flash. Probing flash is necessary during GDB connect if you want to use see [programming using GDB], page 193. Another use of the flash memory map is for GDB to automatically choose hardware or software breakpoints depending on whether the breakpoint is in RAM or read only memory. Default is halt

• gdb-detach

When GDB disconnects

- gdb-end When the target has halted and GDB is not doing anything (see early halt)
- gdb-flash-erase-start Before the GDB flash process tries to erase the flash (default is reset init)
- gdb-flash-erase-end After the GDB flash process has finished erasing the flash
- gdb-flash-write-start Before GDB writes to the flash
- gdb-flash-write-end After GDB writes to the flash (default is reset halt)
- gdb-start Before the target steps, GDB is trying to start/resume the target

• halted The target has halted

• reset-assert-pre

Issued as part of reset processing after reset-start was triggered but before either SRST alone is asserted on the scan chain, or reset-assert is triggered.

reset-assert

Issued as part of **reset** processing after **reset-assert-pre** was triggered. When such a handler is present, cores which support this event will use it instead of asserting SRST. This support is essential for debugging with JTAG interfaces which don't include an SRST line (JTAG doesn't require SRST), and for selective reset on scan chains that have multiple targets.

• reset-assert-post

Issued as part of **reset** processing after **reset-assert** has been triggered. or the target asserted SRST on the entire scan chain.

• reset-deassert-pre

Issued as part of reset processing after reset-assert-post has been triggered.

• reset-deassert-post

Issued as part of reset processing after reset-deassert-pre has been triggered and (if the target is using it) after SRST has been released on the scan chain.

### • reset-end

Issued as the final step in **reset** processing.

### • reset-init

Used by **reset init** command for board-specific initialization. This event fires after *reset-deassert-post*.

This is where you would configure PLLs and clocking, set up DRAM so you can download programs that don't fit in on-chip SRAM, set up pin multiplexing, and so on. (You may be able to switch to a fast JTAG clock rate here, after the target clocks are fully set up.)

### • reset-start

Issued as the first step in reset processing before reset-assert-pre is called.

This is the most robust place to use jtag\_rclk or adapter speed to switch to a low JTAG clock rate, when reset disables PLLs needed to use a fast clock.

### • resume-start

Before any target is resumed

• resume-end

After all targets have resumed

- **resumed** Target has resumed
- step-start Before a target is single-stepped
- **step-end** After single-step has completed
- trace-config After target hardware trace configuration was changed
- semihosting-user-cmd-0x100 The target made a semihosting call with user-defined operation number 0x100
- semihosting-user-cmd-0x101 The target made a semihosting call with user-defined operation number 0x101
- semihosting-user-cmd-0x102 The target made a semihosting call with user-defined operation number 0x102
- semihosting-user-cmd-0x103 The target made a semihosting call with user-defined operation number 0x103
- semihosting-user-cmd-0x104 The target made a semihosting call with user-defined operation number 0x104
- semihosting-user-cmd-0x105 The target made a semihosting call with user-defined operation number 0x105
- semihosting-user-cmd-0x106 The target made a semihosting call with user-defined operation number 0x106
- semihosting-user-cmd-0x107

The target made a semihosting call with user-defined operation number  $0 \mathrm{x} 107$ 

**Note:** OpenOCD events are not supposed to be preempt by another event, but this is not enforced in current code. Only the target event **resumed** is executed

with polling disabled; this avoids polling to trigger the event **halted**, reversing the logical order of execution of their handlers. Future versions of OpenOCD will prevent the event preemption and will disable the schedule of polling during the event execution. Do not rely on polling in any event handler; this means, don't expect the status of a core to change during the execution of the handler. The event handler will have to enable polling or use **\$target\_name arp\_poll** to check if the core has changed status.

## 12 Flash Commands

OpenOCD has different commands for NOR and NAND flash; the "flash" command works with NOR flash, while the "nand" command works with NAND flash. This partially reflects different hardware technologies: NOR flash usually supports direct CPU instruction and data bus access, while data from a NAND flash must be copied to memory before it can be used. (SPI flash must also be copied to memory before use.) However, the documentation also uses "flash" as a generic term; for example, "Put flash configuration in board-specific files".

Flash Steps:

- 1. Configure via the command flash bank Do this in a board-specific configuration file, passing parameters as needed by the driver.
- 2. Operate on the flash via flash subcommand

Often commands to manipulate the flash are typed by a human, or run via a script in some automated way. Common tasks include writing a boot loader, operating system, or other data.

3. GDB Flashing

Flashing via GDB requires the flash be configured via "flash bank", and the GDB flash features be enabled. See [GDB Configuration], page 34.

Many CPUs have the ability to "boot" from the first flash bank. This means that misprogramming that bank can "brick" a system, so that it can't boot. JTAG tools, like OpenOCD, are often then used to "de-brick" the board by (re)installing working boot firmware.

### 12.1 Flash Configuration Commands

flash bank name driver base size chip\_width bus\_width [Config Command] target [driver\_options]

Configures a flash bank which provides persistent storage for addresses from *base* to base+size-1. These banks will often be visible to GDB through the target's memory map. In some cases, configuring a flash bank will activate extra commands; see the driver-specific documentation.

- name ... may be used to reference the flash bank in other flash commands. A number is also available.
- driver ... identifies the controller driver associated with the flash bank being declared. This is usually cfi for external flash, or else the name of a microcontroller with embedded flash memory. See [Flash Driver List], page 91.
- base ... Base address of the flash chip.
- *size* ... Size of the chip, in bytes. For some drivers, this value is detected from the hardware.
- *chip\_width* ... Width of the flash chip, in bytes; ignored for most microcontroller drivers.
- *bus\_width* ... Width of the data bus used to access the chip, in bytes; ignored for most microcontroller drivers.

- target ... Names the target used to issue commands to the flash controller.
- driver\_options ... drivers may support, or require, additional parameters. See the driver-specific documentation for more information.

**Note:** This command is not available after OpenOCD initialization has completed. Use it in board specific configuration files, not interactively.

### flash banks

Prints a one-line summary of each device that was declared using flash bank, numbered from zero. Note that this is the *plural* form; the *singular* form is a very different command.

flash list Retrieves a list of associative arrays for each device that was declared using flash bank, numbered from zero. This returned list can be manipulated easily from within scripts.

### flash probe num

Identify the flash, or validate the parameters of the configured flash. Operation depends on the flash type. The num parameter is a value shown by flash banks. Most flash commands will implicitly *autoprobe* the bank; flash drivers can distinguish between probing and autoprobing, but most don't bother.

### 12.2 Preparing a Target before Flash Programming

The target device should be in well defined state before the flash programming begins.

Always issue reset init before [Flash Programming Commands], page 88. Do not issue another reset or reset halt or resume until the programming session is finished.

If you use [Programming using GDB], page 193, the target is prepared automatically in the event gdb-flash-erase-start

The Tcl script program calls reset init explicitly.

### 12.3 Erasing, Reading, Writing to Flash

One feature distinguishing NOR flash from NAND or serial flash technologies is that for read access, it acts exactly like any other addressable memory. This means you can use normal memory read commands like mdw or dump\_image with it, with no special flash subcommands. See [Memory access], page 143, and [Image access], page 144.

Write access works differently. Flash memory normally needs to be erased before it's written. Erasing a sector turns all of its bits to ones, and writing can turn ones into zeroes. This is why there are special commands for interactive erasing and writing, and why GDB needs to know which parts of the address space hold NOR flash memory.

**Note:** Most of these erase and write commands leverage the fact that NOR flash chips consume target address space. They implicitly refer to the current JTAG target, and map from an address in that target's address space back to a flash bank. A few commands use abstract addressing based on bank and sector numbers, and don't depend on searching the current target and its address space. Avoid confusing the two command models.

[Command]

[Command]

[Command]

Some flash chips implement software protection against accidental writes, since such buggy writes could in some cases "brick" a system. For such systems, erasing and writing may require sector protection to be disabled first. Examples include CFI flash such as "Intel Advanced Bootblock flash", and AT91SAM7 on-chip flash. See [flash protect], page 91.

flash erase\_sector num first last [Command]
Erase sectors in bank num, starting at sector first up to and including last. Sector
numbering starts at 0. Providing a last sector of last specifies "to the end of the
flash bank". The num parameter is a value shown by flash banks.

flash erase\_address [pad] [unlock] address length [Command] Erase sectors starting at address for length bytes. Unless pad is specified, address must begin a flash sector, and address + length - 1 must end a sector. Specifying pad erases extra data at the beginning and/or end of the specified region, as needed to erase only full sectors. The flash bank to use is inferred from the address, and the specified length must stay within that bank. As a special case, when length is zero and address is the start of the bank, the whole flash is erased. If unlock is specified, then the flash is unprotected before erase starts.

flash filld address double-word length	[Command]
flash fillw address word length	[Command]
flash fillh address halfword length	[Command]
flash fillb address byte length	[Command]
Fills flash memory with the specified double-word (64 bits), word (32 b	oits), halfword
(16 bits), or byte (8-bit) pattern, starting at address and continuing for	or <i>length</i> units
(word/halfword/byte). No erasure is done before writing; when needed	, that must be
done before issuing this command. Writes are done in blocks of up to 10	024 bytes, and
each write is verified by reading back the data and comparing it to wha	t was written.
The flash bank to use is inferred from the address of each block, and	the specified
length must stay within that bank.	

flash mdw	addr [count]						[C]	ommand]
flash mdh	addr [count]						[C]	ommand]
flash mdb	addr [count]						[C]	ommand]
Display	v contents of	address $ad$	dr, as 32-b	it words	$({\tt mdw}),$	16-bit	halfwords	(mdh), or

Display contents of address *addr*, as 32-bit words (mdw), 16-bit halfwords (mdh), or 8-bit bytes (mdb). If *count* is specified, displays that many units. Reads from flash using the flash driver, therefore it enables reading from a bank not mapped in target address space. The flash bank to use is inferred from the *address* of each block, and the specified length must stay within that bank.

flash write\_bank num filename [offset] [Command]
Write the binary filename to flash bank num, starting at offset bytes from the beginning of the bank. If offset is omitted, start at the beginning of the flash bank. The
num parameter is a value shown by flash banks.
flash read\_bank num filename [offset [length]] [Command]

Read *length* bytes from the flash bank *num* starting at *offset* and write the contents to the binary filename. If *offset* is omitted, start at the beginning of the flash bank. If *length* is omitted, read the remaining bytes from the flash bank. The *num* parameter is a value shown by flash banks.

flash verify\_bank num filename [offset] [Command] Compare the contents of the binary file filename with the contents of the flash bank num starting at offset. If offset is omitted, start at the beginning of the flash bank. Fail if the contents do not match. The num parameter is a value shown by flash banks.

flash write\_image [erase] [unlock] filename [offset] [type] [Command] Write the image filename to the current target's flash bank(s). Only loadable sections from the image are written. A relocation offset may be specified, in which case it is added to the base address for each section in the image. The file [type] can be specified explicitly as bin (binary), ihex (Intel hex), elf (ELF file), s19 (Motorola s19). mem, or builder. The relevant flash sectors will be erased prior to programming if the erase parameter is given. If unlock is provided, then the flash banks are unlocked before erase and program. The flash bank to use is inferred from the address of each image section.

**Warning:** Be careful using the **erase** flag when the flash is holding data you want to preserve. Portions of the flash outside those described in the image's sections might be erased with no notice.

- When a section of the image being written does not fill out all the sectors it uses, the unwritten parts of those sectors are necessarily also erased, because sectors can't be partially erased.
- Data stored in sector "holes" between image sections are also affected. For example, "flash write\_image erase ..." of an image with one byte at the beginning of a flash bank and one byte at the end erases the entire bank not just the two sectors being written.

Also, when flash protection is important, you must re-apply it after it has been removed by the unlock flag.

flash verify\_image filename [offset] [type] [Command] Verify the image filename to the current target's flash bank(s). Parameters follow the description of 'flash write\_image'. In contrast to the 'verify\_image' command, for banks with specific verify method, that one is used instead of the usual target's read memory methods. This is necessary for flash banks not readable by ordinary memory reads. This command gives only an overall good/bad result for each bank, not addresses of individual failed bytes as it's intended only as quick check for successful programming.

### 12.4 Other Flash commands

### flash erase\_check num

Check erase state of sectors in flash bank *num*, and display that status. The *num* parameter is a value shown by **flash banks**.

### flash info num [sectors]

Print info about flash bank *num*, a list of protection blocks and their status. Use **sectors** to show a list of sectors instead.

[Command]

[Command]

The num parameter is a value shown by flash banks. This command will first query the hardware, it does not print cached and possibly stale information.

flash protect num first last (on|off) [Command] Enable (on) or disable (off) protection of flash blocks in flash bank num, starting at protection block first and continuing up to and including last. Providing a last block of last specifies "to the end of the flash bank". The num parameter is a value shown by flash banks. The protection block is usually identical to a flash sector. Some devices may utilize a protection block distinct from flash sector. See flash info for a list of protection blocks.

flash padded\_value num value [Command] Sets the default value used for padding any image sections, This should normally match the flash bank erased value. If not specified by this command or the flash driver then it defaults to 0xff.

program filename [preverify] [verify] [reset] [exit] [offset] [Command] This is a helper script that simplifies using OpenOCD as a standalone programmer. The only required parameter is filename, the others are optional. See Chapter 13 [Flash Programming], page 135.

### 12.5 Flash Driver List

As noted above, the **flash bank** command requires a driver name, and allows driver-specific options and behaviors. Some drivers also activate driver-specific commands.

virtual

[Flash Driver]

This is a special driver that maps a previously defined bank to another address. All bank settings will be copied from the master physical bank.

The virtual driver defines one mandatory parameters,

• master\_bank The bank that this virtual address refers to.

So in the following example addresses 0xbfc00000 and 0x9fc00000 refer to the flash bank defined at address 0x1fc00000. Any command executed on the virtual banks is actually performed on the physical banks.

```
flash bank $_FLASHNAME pic32mx 0x1fc00000 0 0 0 $_TARGETNAME
flash bank vbank0 virtual 0xbfc00000 0 0 0 \
           $_TARGETNAME $_FLASHNAME
flash bank vbank1 virtual 0x9fc00000 0 0 0 \
           $_TARGETNAME $_FLASHNAME
```

### 12.5.1 External Flash

cfi

[Flash Driver]

The "Common Flash Interface" (CFI) is the main standard for external NOR flash chips, each of which connects to a specific external chip select on the CPU. Frequently the first such chip is used to boot the system. Your board's reset-init handler might need to configure additional chip selects using other commands (like: mww to configure a bus and its timings), or perhaps configure a GPIO pin that controls the

"write protect" pin on the flash chip. The CFI driver can use a target-specific working area to significantly speed up operation.

The CFI driver can accept the following optional parameters, in any order:

- *jedec\_probe* ... is used to detect certain non-CFI flash ROMs, like AM29LV010 and similar types.
- $x16\_as\_x8$  ... when a 16-bit flash is hooked up to an 8-bit bus.
- bus\_swap ... when data bytes in a 16-bit flash needs to be swapped.
- *data\_swap* ... when data bytes in a 16-bit flash needs to be swapped when writing data values (i.e. not CFI commands).

To configure two adjacent banks of 16 MBytes each, both sixteen bits (two bytes) wide on a sixteen bit bus:

flash bank \$\_FLASHNAME cfi 0x00000000 0x01000000 2 2 \$\_TARGETNAME
flash bank \$\_FLASHNAME cfi 0x01000000 0x01000000 2 2 \$\_TARGETNAME

To configure one bank of 32 MBytes built from two sixteen bit (two byte) wide parts wired in parallel to create a thirty-two bit (four byte) bus with doubled throughput:

flash bank \$\_FLASHNAME cfi 0x00000000 0x02000000 2 4 \$\_TARGETNAME

### jtagspi

[Flash Driver]

Several FPGAs and CPLDs can retrieve their configuration (bitstream) from a SPI flash connected to them. To access this flash from the host, some FPGA device provides dedicated JTAG instructions, while other FPGA devices should be programmed with a special proxy bitstream that exposes the SPI flash on the device's JTAG interface. The flash can then be accessed through JTAG.

Since signalling between JTAG and SPI is compatible, all that is required for a proxy bitstream is to connect TDI-MOSI, TDO-MISO, TCK-CLK and activate the flash chip select when the JTAG state machine is in SHIFT-DR.

Such a bitstream for several Xilinx FPGAs can be found in contrib/loaders/flash/fpga/xilinx\_bscan\_spi.py. It requires migen (https://github.com/m-labs/migen) and a Xilinx toolchain to build.

This mechanism with a proxy bitstream can also be used for FPGAs from Intel and Efinix. FPGAs from Lattice and Cologne Chip have dedicated JTAG instructions and procedure to connect the JTAG to the SPI signals and don't need a proxy bitstream. Support for these devices with dedicated procedure is provided by the pld drivers. For convenience the PLD drivers will provide the USERx code for FPGAs with a proxy bitstream. Currently the following PLD drivers are able to support jtagspi:

- Efinix: proxy-bitstream
- Gatemate: dedicated procedure
- Intel/Altera: proxy-bitstream
- Lattice: dedicated procedure supporting ECP2, ECP3, ECP5, Certus and Certus Pro devices
- AMD/Xilinx: proxy-bitstream

This flash bank driver requires a target on a JTAG tap and will access that tap directly. Since no support from the target is needed, the target can be a "testee"

dummy. Since the target does not expose the flash memory mapping, target commands that would otherwise be expected to access the flash will not work. These include all \*\_image and \$target\_name m\* commands as well as program. Equivalent functionality is available through the flash write\_bank, flash read\_bank, and flash verify\_bank commands.

According to device size, 1- to 4-byte addresses are sent. However, some flash chips additionally have to be switched to 4-byte addresses by an extra command, see below.

• *ir* ... is loaded into the JTAG IR to map the flash as the JTAG DR. For the bitstreams generated from xilinx\_bscan\_spi.py this is the USER1 instruction.

• The option -pld name is used to have support from the PLD driver of pld device name. The name is the name of the pld device given during creation of the pld device. Pld device names are shown by the pld devices command.

jtagspi set bank\_id name total\_size page\_size read\_cmd [Command] unused pprg\_cmd mass\_erase\_cmd sector\_size sector\_erase\_cmd Sets flash parameters: name human readable string, total\_size size in bytes, page\_size is write page size. read\_cmd and pprg\_cmd are commands for read and page program, respectively. mass\_erase\_cmd, sector\_size and sector\_erase\_cmd are optional.

jtagspi set 0 w25q128 0x1000000 0x100 0x03 0 0x02 0xC7 0x10000 0xD8

jtagspi cmd bank\_id resp\_num cmd\_byte ... [Command] Sends command cmd\_byte and at most 20 following bytes and reads resp\_num bytes afterwards. E.g. for 'Enter 4-byte address mode'

jtagspi cmd 0 0 0xB7

jtagspi always\_4byte bank\_id [ on | off ] [Command] Some devices use 4-byte addresses for all commands except the legacy 0x03 read regardless of device size. This command controls the corresponding hack.

[Flash Driver] Xilinx FPGAs can be configured from specialized flash ICs named Platform Flash. It is (almost) regular NOR flash with erase sectors, program pages, etc. The only difference is special registers controlling its FPGA specific behavior. They must be properly configured for successful FPGA loading using additional *xcf* driver command:

xcf ccb <bank\_id>

xcf

command accepts additional parameters:

• external internal ... selects clock source.

[Command]

- serial parallel ... selects serial or parallel data bus mode.
- slave | master ... selects slave of master mode for flash device.
- 40|20 ... selects clock frequency in MHz for internal clock in master mode.

### xcf ccb 0 external parallel slave 40

All of them must be specified even if clock frequency is pointless in slave mode. If only bank id specified than command prints current CCB register value. Note: there is no need to write this register every time you erase/program data sectors because it stores in dedicated sector.

```
xcf configure <bank_id> [Command]
Initiates FPGA loading procedure. Useful if your board has no "configure"
```

Initiates FPGA loading procedure. Useful if your board has no "configure" button.

xcf configure 0

Additional driver notes:

- Only single revision supported.
- Driver automatically detects need of bit reverse, but only "bin" (raw binary, do not confuse it with "bit") and "mcs" (Intel hex) file types supported.
- For additional info check xapp972.pdf and ug380.pdf.

### lpcspifi

[Flash Driver]

NXP's LPC43xx and LPC18xx families include a proprietary SPI Flash Interface (SPIFI) peripheral that can drive and provide memory mapped access to external SPI flash devices.

The lpcspifi driver initializes this interface and provides program and erase functionality for these serial flash devices. Use of this driver **requires** a working area of at least 1kB to be configured on the target device; more than this will significantly reduce flash programming times.

The setup command only requires the *base* parameter. All other parameters are ignored, and the flash size and layout are configured by the driver.

```
flash bank $_FLASHNAME lpcspifi 0x14000000 0 0 0 $_TARGETNAME
```

### stmsmi

[Flash Driver]

Some devices from STMicroelectronics (e.g. STR75x MCU family, SPEAr MPU family) include a proprietary "Serial Memory Interface" (SMI) controller able to drive external SPI flash devices. Depending on specific device and board configuration, up to 4 external flash devices can be connected.

SMI makes the flash content directly accessible in the CPU address space; each external device is mapped in a memory bank. CPU can directly read data, execute code and boot from SMI banks. Normal OpenOCD commands like mdw can be used to display the flash content.

The setup command only requires the base parameter in order to identify the memory bank. All other parameters are ignored. Additional information, like flash size, are detected automatically.

flash bank \$\_FLASHNAME stmsmi 0xf8000000 0 0 0 \$\_TARGETNAME

#### stmqspi

[Flash Driver]

Some devices from STMicroelectronics include a proprietary "QuadSPI Interface" (e.g. STM32F4, STM32F7, STM32L4) or "OctoSPI Interface" (e.g. STM32L4+) controller able to drive one or even two (dual mode) external SPI flash devices. The OctoSPI is a superset of QuadSPI, its presence is detected automatically. Currently only the regular command mode is supported, whereas the HyperFlash mode is not.

QuadSPI/OctoSPI makes the flash contents directly accessible in the CPU address space; in case of dual mode both devices must be of the same type and are mapped in the same memory bank (even and odd addresses interleaved). CPU can directly read data, execute code (but not boot) from QuadSPI bank.

The 'flash bank' command only requires the base parameter and the extra parameter  $io_base$  in order to identify the memory bank. Both are fixed by hardware, see datasheet or RM. All other parameters are ignored.

The controller must be initialized after each reset and properly configured for memorymapped read operation for the particular flash chip(s), for the full list of available register settings cf. the controller's RM. This setup is quite board specific (that's why booting from this memory is not possible). The flash driver infers all parameters from current controller register values when 'flash probe *bank\_id*' is executed.

Normal OpenOCD commands like mdw can be used to display the flash content, but only after proper controller initialization as described above. However, due to a silicon bug in some devices, attempting to access the very last word should be avoided.

It is possible to use two (even different) flash chips alternatingly, if individual bank chip selects are available. For some package variants, this is not the case due to limited pin count. To switch from one to another, adjust FSEL bit accordingly and re-issue 'flash probe bank\_id'. Note that the bank base address will *not* change, so the address spaces of both devices will overlap. In dual flash mode both chips must be identical regarding size and most other properties.

Block or sector protection internal to the flash chip is not handled by this driver at all, but can be dealt with manually by the 'cmd' command, see below. The sector protection via 'flash protect' command etc. is completely internal to openocd, intended only to prevent accidental erase or overwrite and it does not persist across openocd invocations.

OpenOCD contains a hardcoded list of flash devices with their properties, these are auto-detected. If a device is not included in this list, SFDP discovery is attempted. If this fails or gives inappropriate results, manual setting is required (see 'set' command).

There are three specific commands

#### stmqspi mass\_erase bank\_id

[Command]

Clears sector protections and performs a mass erase. Works only if there is no chip specific write protection engaged.

stmqspi set bank\_id name total\_size page\_size read\_cmd [Command] fread\_cmd pprg\_cmd mass\_erase\_cmd sector\_size sector\_erase\_cmd Set flash parameters: name human readable string, total\_size size in bytes, page\_size is write page size. read\_cmd, fread\_cmd and pprg\_cmd are commands for reading and page programming. fread\_cmd is used in DPI and QPI modes, read\_cmd in normal SPI (single line) mode. mass\_erase\_cmd, sector\_size and sector\_erase\_cmd are optional.

This command is required if chip id is not hardcoded yet and e.g. for EEPROMs or FRAMs which don't support an id command.

In dual mode parameters of both chips are set identically. The parameters refer to a single chip, so the whole bank gets twice the specified capacity etc.

stmqspi cmd bank\_id resp\_num cmd\_byte ... [Command]
If resp\_num is zero, sends command cmd\_byte and following data bytes. In dual
mode command byte is sent to both chips but data bytes are sent alternatingly
to chip 1 and 2, first to flash 1, second to flash 2, etc., i.e. the total number of
bytes (including cmd\_byte) must be odd.

If  $resp_num$  is not zero, cmd and at most four following data bytes are sent, in dual mode *simultaneously* to both chips. Then  $resp_num$  bytes are read interleaved from both chips starting with chip 1. In this case  $resp_num$  must be even.

Note the hardware dictated subtle difference of those two cases in dual-flash mode.

To check basic communication settings, issue

stmqspi cmd bank\_id 0 0x04; stmqspi cmd bank\_id 1 0x05 stmqspi cmd bank\_id 0 0x06; stmqspi cmd bank\_id 1 0x05

for single flash mode or

stmqspi cmd bank\_id 0 0x04; stmqspi cmd bank\_id 2 0x05 stmqspi cmd bank\_id 0 0x06; stmqspi cmd bank\_id 2 0x05

for dual flash mode. This should return the status register contents.

In 8-line mode, *cmd\_byte* is sent twice - first time as given, second time complemented. Additionally, in 8-line mode only, some commands (e.g. Read Status) need a dummy address, e.g.

stmqspi cmd bank\_id 1 0x05 0x00 0x00 0x00 0x00

should return the status register contents.

#### mrvlqspi

[Flash Driver]

This driver supports QSPI flash controller of Marvell's Wireless Microcontroller platform.

The flash size is autodetected based on the table of known JEDEC IDs hardcoded in the OpenOCD sources.

flash bank \$\_FLASHNAME mrvlqspi 0x0 0 0 0 \$\_TARGETNAME 0x46010000

### ath79

[Flash Driver]

Members of ATH79 SoC family from Atheros include a SPI interface with 3 chip selects. On reset a SPI flash connected to the first chip select (CS0) is made directly read-accessible in the CPU address space (up to 16MBytes) and is usually used to store the bootloader and operating system. Normal OpenOCD commands like mdw can be used to display the flash content while it is in memory-mapped mode (only the first 4MBytes are accessible without additional configuration on reset).

The setup command only requires the base parameter in order to identify the memory bank. The actual value for the base address is not otherwise used by the driver. However the mapping is passed to gdb. Thus for the memory mapped flash (chipselect CS0) the base address should be the actual memory mapped base address. For unmapped chipselects (CS1 and CS2) care should be taken to use a base address that does not overlap with real memory regions. Additional information, like flash size, are detected automatically. An optional additional parameter sets the chipselect for the bank, with the default CS0. CS1 and CS2 require additional GPIO setup before they can be used since the alternate function must be enabled on the GPIO pin CS1/CS2 is routed to on the given SoC.

flash bank \$\_FLASHNAME ath79 0xbf000000 0 0 0 \$\_TARGETNAME

# When using multiple chipselects the base should be different # for each, otherwise the write\_image command is not able to # distinguish the banks. flash bank flash0 ath79 0xbf000000 0 0 0 \$\_TARGETNAME cs0 flash bank flash1 ath79 0x10000000 0 0 0 \$\_TARGETNAME cs1 flash bank flash2 ath79 0x20000000 0 0 0 \$\_TARGETNAME cs2

### fespi

[Flash Driver]

SiFive's Freedom E SPI controller, used in HiFive and other boards.

flash bank \$\_FLASHNAME fespi 0x20000000 0 0 0 \$\_TARGETNAME

#### dw-spi

[Flash Driver]

Driver for SPI NOR flash chips connected via DesignWare SPI Core, used in number of MCUs. Currently, only MIPS M4K CPU architecture is supported.

The flash size is autodetected based on the table of known JEDEC IDs hardcoded in the OpenOCD sources. When flash size is set to 0, probed Flash size is used.

This driver requires configuring DRAM controller first, setting up a working area big enough to hold read/write buffers and switching Flash chip to 32bit mode via Tcl commands.

**Note:** If chip contains Boot controller, its 24/32bit setting must match Flash chip. If Flash chip's reset line is not connected to JTAG adapter, CPU reset may cause these configurations to be out of sync.

Mandatory driver's arguments are

- -freq ... core frequency in Hz, used in communication speed calculation.
- -simc ... SIMC register block absolute address. This value is the same as for Linux's driver device tree register field.

- -spi\_mst ... SPI\_MST register address. When available, it is used for switching between SPI Boot and Master controllers. This value is the same as for Linux's driver device tree register field second argument. Set to 0 if SPI Boot controller not available.
- -*if\_owner\_offset* ... offset of *if\_owner* field inside *SPI\_MST* register. Set to 0 if SPI Boot controller not available.

Optional driver's arguments are

- -speed ... SPI device communication speed in Hz. Minimal speed depends on the -freq variable and has the value of freq/0xfffe. The default value is 1000000.
- -chip\_select ... Chip select pin. The default value is 0.
- -timeout ... flash communication timeout in seconds. The default value is 600.

For some SoCs there are shortcuts for mandatory arguments

- -jaguar2 ... configuration for MSCC Jaguar2 SoC family.
- -ocelot ... configuration for MSCC Ocelot SoC family.

Driver provides shortcut arguments for MSCC -*jaguar2* and -*ocelot* network switch SOCs, which set the correct values for -*freq*, -*simc*, -*spi\_mst* and -*if\_owner\_offset* arguments.

Example of equivalent configurations for Jaguar2 SoC

flash bank \$\_FLASHNAME dw-spi 0x40000000 0x02000000 4 4 \$\_TARGETNAME -freq 250000 flash bank \$\_FLASHNAME dw-spi 0x40000000 0x02000000 4 4 \$\_TARGETNAME -jaguar2 -sp

### 12.5.2 Internal Flash (Microcontrollers)

### aduc702x

[Flash Driver] The ADUC702x analog microcontrollers from Analog Devices include internal flash and use ARM7TDMI cores. The aduc702x flash driver works with models ADUC7019 through ADUC7028. The setup command only requires the *target* argument since all devices in this family have the same memory layout.

flash bank \$\_FLASHNAME aduc702x 0 0 0 0 \$\_TARGETNAME

### ambiqmicro

[Flash Driver]

All members of the Apollo microcontroller family from Ambiq Micro include internal flash and use ARM's Cortex-M4 core. The host connects over USB to an FTDI interface that communicates with the target using SWD.

The *ambiquicro* driver reads the Chip Information Register detect the device class of the MCU. The Flash and SRAM sizes directly follow device class, and are used to set up the flash banks. If this fails, the driver will use default values set to the minimum sizes of an Apollo chip.

All Apollo chips have two flash banks of the same size. In all cases the first flash bank starts at location 0, and the second bank starts after the first.

# Flash bank 0
flash bank \$\_FLASHNAME ambiqmicro 0 0x00040000 0 0 \$\_TARGETNAME
# Flash bank 1 - same size as bank0, starts after bank 0.
flash bank \$\_FLASHNAME ambiqmicro 0x00040000 0x00040000 0 0 \

#### \$\_TARGETNAME

Flash is programmed using custom entry points into the bootloader. This is the only way to program the flash as no flash control registers are available to the user.

The *ambigmicro* driver adds some additional commands:

ambiqmicro mass_erase <bank> Erase entire bank.</bank>	[Command]
ambiqmicro page_erase <bank> <first> <last></last></first></bank>	[Command]

Erase device pages.

ambiqmicro program\_otp <bank> <offset> <count> [Command] Program OTP is a one time operation to create write protected flash. The user writes sectors to SRAM starting at 0x10000010. Program OTP will write these sectors from SRAM to flash, and write protect the flash.

#### at91samd

All members of the ATSAM D2x, D1x, D0x, ATSAMR, ATSAML and ATSAMC microcontroller families from Atmel include internal flash and use ARM's Cortex-M0+ core.

Do not use for ATSAM D51 and E5x: use See [atsame5], page 101.

The devices have one flash bank:

flash bank \$\_FLASHNAME at91samd 0x00000000 0 1 1 \$\_TARGETNAME

#### at91samd chip-erase

Issues a complete Flash erase via the Device Service Unit (DSU). This can be used to erase a chip back to its factory state and does not require the processor to be halted.

#### at91samd set-security

Secures the Flash via the Set Security Bit (SSB) command. This prevents access to the Flash and can only be undone by using the chip-erase command which erases the Flash contents and turns off the security bit. Warning: at this time, openoed will not be able to communicate with a secured chip and it is therefore not possible to chip-erase it without using another tool.

at91samd set-security enable

### at91samd eeprom

Shows or sets the EEPROM emulation size configuration, stored in the User Row of the Flash. When setting, the EEPROM size must be specified in bytes and it must be one of the permitted sizes according to the datasheet. Settings are written immediately but only take effect on MCU reset. EEPROM emulation requires additional firmware support and the minimum EEPROM size may not be the same as the minimum that the hardware supports. Set the EEPROM size to 0 in order to disable this feature.

at91samd eeprom at91samd eeprom 1024

#### [Command]

[Flash Driver]

### [Command]

### [Command]

# at91samd bootloader

Shows or sets the bootloader size configuration, stored in the User Row of the Flash. This is called the BOOTPROT region. When setting, the bootloader size must be specified in bytes and it must be one of the permitted sizes according to the datasheet. Settings are written immediately but only take effect on MCU reset. Setting the bootloader size to 0 disables bootloader protection.

at91samd bootloader at91samd bootloader 16384

# at91samd dsu\_reset\_deassert

This command releases internal reset held by DSU and prepares reset vector catch in case of reset halt. Command is used internally in event reset-deassertpost.

# at91samd nvmuserrow

Writes or reads the entire 64 bit wide NVM user row register which is located at 0x804000. This register includes various fuses lock-bits and factory calibration data. Reading the register is done by invoking this command without any arguments. Writing is possible by giving 1 or 2 hex values. The first argument is the register value to be written and the second one is an optional changemask. Every bit which value in changemask is 0 will stay unchanged. The lock- and reserved-bits are masked out and cannot be changed.

# Read user row
>at91samd nvmuserrow
NVMUSERROW: 0xFFFFC5DD8E0C788
# Write 0xFFFFC5DD8E0C788 to user row
>at91samd nvmuserrow 0xFFFFC5DD8E0C788
# Write 0x12300 to user row but leave other bits and low
# byte unchanged
>at91samd nvmuserrow 0x12345 0xFFF00

# at91sam3

[Flash Driver]

All members of the AT91SAM3 microcontroller family from Atmel include internal flash and use ARM's Cortex-M3 core. The driver currently (6/22/09) recognizes the AT91SAM3U[1/2/4][C/E] chips. Note that the driver was orginally developed and tested using the AT91SAM3U4E, using a SAM3U-EK eval board. Support for other chips in the family was cribbed from the data sheet. Note to future readers/updaters: Please remove this worrisome comment after other chips are confirmed.

The AT91SAM3U4[E/C] (256K) chips have two flash banks; most other chips have one flash bank. In all cases the flash banks are at the following fixed locations:

# Flash bank 0 - all chips
flash bank \$\_FLASHNAME at91sam3 0x00080000 0 1 1 \$\_TARGETNAME
# Flash bank 1 - only 256K chips
flash bank \$\_FLASHNAME at91sam3 0x00100000 0 1 1 \$\_TARGETNAME

Internally, the AT91SAM3 flash memory is organized as follows. Unlike the AT91SAM7 chips, these are not used as parameters to the flash bank command:

• N-Banks: 256K chips have 2 banks, others have 1 bank.

# 100

[Command]

[Command]

- Bank Size: 128K/64K Per flash bank
- Sectors: 16 or 8 per bank
- SectorSize: 8K Per Sector
- *PageSize:* 256 bytes per page. Note that OpenOCD operates on 'sector' sizes, not page sizes.

The AT91SAM3 driver adds some additional commands:

at91sam3 gpnvm	[Command]
at91sam3 gpnvm clear number	[Command]
at91sam3 gpnvm set number	[Command]
at91sam3 gpnvm show [all number]	[Command]
With no parameters, show or show all, shows the status of all	GPNVM bits.
With show number, displays that bit.	

With set number or clear number, modifies that GPNVM bit.

# at91sam3 info

This command attempts to display information about the AT91SAM3 chip. First it read the CHIPID\_CIDR address 0x400e0740, see Section 28.2.1, page 505 of the AT91SAM3U 29/may/2009 datasheet, document id: doc6430A] and decodes the values. Second it reads the various clock configuration registers and attempts to display how it believes the chip is configured. By default, the SLOWCLK is assumed to be 32768 Hz, see the command at91sam3 slowclk.

# at91sam3 slowclk [value]

This command shows/sets the slow clock frequency used in the at91sam3 info command calculations above.

# at91sam4

All members of the AT91SAM4 microcontroller family from Atmel include internal flash and use ARM's Cortex-M4 core. This driver uses the same command names/syntax as See [at91sam3], page 100.

# at91sam41

All members of the AT91SAM4L microcontroller family from Atmel include internal flash and use ARM's Cortex-M4 core. This driver uses the same command names/syntax as See [at91sam3], page 100.

The AT91SAM4L driver adds some additional commands:

### at91sam41 smap\_reset\_deassert [Command] This command releases internal reset held by SMAP and prepares reset vector catch in case of reset halt. Command is used internally in event reset-deassertpost.

atsame5

[Flash Driver] All members of the SAM E54, E53, E51 and D51 microcontroller families from Microchip (former Atmel) include internal flash and use ARM's Cortex-M4 core.

The devices have two ECC flash banks with a swapping feature. This driver handles both banks together as it were one. Bank swapping is not supported yet.

flash bank \$\_FLASHNAME atsame5 0x00000000 0 1 1 \$\_TARGETNAME

[Flash Driver]

[Command]

[Command]

[Flash Driver]

# atsame5 bootloader

Shows or sets the bootloader size configuration, stored in the User Page of the Flash. This is called the BOOTPROT region. When setting, the bootloader size must be specified in bytes. The nearest bigger protection size is used. Settings are written immediately but only take effect on MCU reset. Setting the bootloader size to 0 disables bootloader protection.

atsame5 bootloader atsame5 bootloader 16384

# atsame5 chip-erase

Issues a complete Flash erase via the Device Service Unit (DSU). This can be used to erase a chip back to its factory state and does not require the processor to be halted.

# atsame5 dsu\_reset\_deassert

This command releases internal reset held by DSU and prepares reset vector catch in case of reset halt. Command is used internally in event reset-deassert-post.

# atsame5 userpage

Writes or reads the first 64 bits of NVM User Page which is located at 0x804000. This field includes various fuses. Reading is done by invoking this command without any arguments. Writing is possible by giving 1 or 2 hex values. The first argument is the value to be written and the second one is an optional bit mask (a zero bit in the mask means the bit stays unchanged). The reserved fields are always masked out and cannot be changed.

# Read >atsame5 userpage USER PAGE: 0xAEECFF80FE9A9239 # Write >atsame5 userpage 0xAEECFF80FE9A9239 # Write 2 to SEESBLK and 4 to SEEPSZ fields but leave other # bits unchanged (setup SmartEEPROM of virtual size 8192 # bytes) >atsame5 userpage 0x420000000 0x7f00000000

### atsamv

[Flash Driver]

All members of the ATSAMV7x, ATSAMS70, and ATSAME70 families from Atmel include internal flash and use ARM's Cortex-M7 core. This driver uses the same command names/syntax as See [at91sam3], page 100.

# flash bank \$\_FLASHNAME atsamv 0x00400000 0 0 0 \$\_TARGETNAME

 atsamv gpnvm [show [all|number]]
 [Command]

 atsamv gpnvm (clr|set) number
 [Command]

 With no parameters, show or show all, shows the status of all GPNVM bits.
 With show number, displays that bit.

With set number or clear number, modifies that GPNVM bit.

[Command]

[Command]

[Command]

# at91sam7

[Flash Driver]

All members of the AT91SAM7 microcontroller family from Atmel include internal flash and use ARM7TDMI cores. The driver automatically recognizes a number of these chips using the chip identification register, and autoconfigures itself.

# flash bank \$\_FLASHNAME at91sam7 0 0 0 0 \$\_TARGETNAME

For chips which are not recognized by the controller driver, you must provide additional parameters in the following order:

- *chip\_model* ... label used with flash info
- banks
- sectors\_per\_bank
- pages\_per\_sector
- pages\_size
- num\_nvm\_bits
- freq\_khz ... required if an external clock is provided, optional (but recommended) when the oscillator frequency is known

It is recommended that you provide zeroes for all of those values except the clock frequency, so that everything except that frequency will be autoconfigured. Knowing the frequency helps ensure correct timings for flash access.

The flash controller handles erases automatically on a page (128/256 byte) basis, so explicit erase commands are not necessary for flash programming. However, there is an "EraseAll" command that can erase an entire flash plane (of up to 256KB), and it will be used automatically when you issue flash erase\_sector or flash erase\_ address commands.

at91sam7 gpnvm *bitnum* (set|clear) [Command] Set or clear a "General Purpose Non-Volatile Memory" (GPNVM) bit for the processor. Each processor has a number of such bits, used for controlling features such as brownout detection (so they are not truly general purpose).

> Note: This assumes that the first flash bank (number 0) is associated with the appropriate at91sam7 target.

# avr

[Flash Driver]

The AVR 8-bit microcontrollers from Atmel integrate flash memory. The current implementation is incomplete.

# bluenrg-x

[Flash Driver] STMicroelectronics BlueNRG-1, BlueNRG-2 and BlueNRG-LP/LPS Bluetooth low energy wireless system-on-chip. They include ARM Cortex-M0/M0+ core and internal flash memory. The driver automatically recognizes these chips using the chip identification registers, and autoconfigures itself.

# flash bank \$\_FLASHNAME bluenrg-x 0 0 0 0 \$\_TARGETNAME

Note that when users ask to erase all the sectors of the flash, a mass erase command is used which is faster than erasing each single sector one by one.

flash erase\_sector 0 0 last # It will perform a mass erase

Triggering a mass erase is also useful when users want to disable readout protection.

# cc26xx

[Flash Driver]

All versions of the SimpleLink CC13xx and CC26xx microcontrollers from Texas Instruments include internal flash. The cc26xx flash driver supports both the CC13xx and CC26xx family of devices. The driver automatically recognizes the specific version's flash parameters and autoconfigures itself. The flash bank starts at address 0.

# flash bank \$\_FLASHNAME cc26xx 0 0 0 0 \$\_TARGETNAME

# cc3220sf

[Flash Driver] The CC3220SF version of the SimpleLink CC32xx microcontrollers from Texas Instruments includes 1MB of internal flash. The cc3220sf flash driver only supports the internal flash. The serial flash on SimpleLink boards is programmed via the bootloader over a UART connection. Security features of the CC3220SF may erase the internal flash during power on reset. Refer to documentation at www.ti.com/ cc3220sf for details on security features and programming the serial flash.

flash bank \$\_FLASHNAME cc3220sf 0 0 0 0 \$\_TARGETNAME

efm32

[Flash Driver] All members of the EFM32/EFR32 microcontroller family from Energy Micro (now Silicon Labs) include internal flash and use Arm Cortex-M3 or Cortex-M4 cores. The driver automatically recognizes a number of these chips using the chip identification register, and autoconfigures itself.

# flash bank \$\_FLASHNAME efm32 0 0 0 0 \$\_TARGETNAME

It supports writing to the user data page, as well as the portion of the lockbits page past 512 bytes on chips with larger page sizes. The latter is used by the SiLabs bootloader/AppLoader system for encryption keys. Setting protection on these pages is currently not supported.

flash bank userdata.flash efm32 0x0FE00000 0 0 0 \$\_TARGETNAME flash bank lockbits.flash efm32 0x0FE04000 0 0 0 \$\_TARGETNAME

A special feature of efm32 controllers is that it is possible to completely disable the debug interface by writing the correct values to the 'Debug Lock Word'. OpenOCD supports this via the following command:

efm32 debuglock num

The num parameter is a value shown by flash banks. Note that in order for this command to take effect, the target needs to be reset. The current implementation is incomplete. Unprotecting flash pages is not supported.

# eneispif

[Flash Driver]

All versions of the KB1200 microcontrollers from ENE include internal flash. The eneispif flash driver supports the KB1200 family of devices. The driver automatically recognizes the specific version's flash parameters and autoconfigures itself. The flash bank starts at address 0x60000000. An optional additional parameter sets the address of eneispif controller, with the default address is 0x50101000.

# Address defaults to 0x50101000
flash bank \$\_FLASHNAME eneispif 0x60000000 0 0 0 \$\_TARGETNAME

# esirisc

fm3

fm4

[Flash Driver]

Members of the eSi-RISC family may optionally include internal flash programmed via the eSi-TSMC Flash interface. Additional parameters are required to configure the driver: cfg\_address is the base address of the configuration register interface, clock\_ hz is the expected clock frequency, and wait\_states is the number of configured read wait states.

esirisc flash mass\_erase bank\_id [Command] Erase all pages in data memory for the bank identified by bank\_id.

esirisc flash ref_erase $bank_id$	[Command]
Erase the reference cell for the bank identified by bank_id.	This is an uncom-
mon operation.	

[Flash Driver] All members of the FM3 microcontroller family from Fujitsu include internal flash and use ARM Cortex-M3 cores. The *fm3* driver uses the *target* parameter to select the correct bank config, it can currently be one of the following: mb9bfxx1.cpu, mb9bfxx2.cpu, mb9bfxx3.cpu, mb9bfxx4.cpu, mb9bfxx5.cpu or mb9bfxx6.cpu.

flash bank \$\_FLASHNAME fm3 0 0 0 0 \$\_TARGETNAME

[Flash Driver]

All members of the FM4 microcontroller family from Spansion (formerly Fujitsu) include internal flash and use ARM Cortex-M4 cores. The *fm4* driver uses a *family* parameter to select the correct bank config, it can currently be one of the following: MB9BFx64, MB9BFx65, MB9BFx66, MB9BFx67, MB9BFx68, S6E2Cx8, S6E2Cx9, S6E2CxA or S6E2Dx, with x treated as wildcard and otherwise case (and any trailing characters) ignored.

The current implementation is incomplete. Protection is not supported, nor is Chip Erase (only Sector Erase is implemented).

# kinetis

[Flash Driver]

Several microcontrollers from NXP (former Freescale), including Kx, KLx, KVx and KE1x members of the Kinetis family, and S32K11x/S32K14x microcontrollers, include internal flash and use ARM Cortex-M0+ or M4 cores. Kinetis and S32K1 families use incompatible identification registers, so the driver assumes Kinetis and requires a driver option to indicate S32K1 is to be used. Within the familiy, the driver

automatically recognizes flash size and a number of flash banks (1-4) using the chip identification register, and autoconfigures itself. Use kinetis\_ke driver for KE0x and KEA<sub>x</sub> devices.

The *kinetis* driver defines option:

- -s32k select S32K11x/S32K14x microcontroller flash support.
- -sim-base addr ... base of System Integration Module where chip identification resides. Driver tries known locations if option is omitted.

flash bank \$\_FLASHNAME kinetis 0 0 0 0 \$\_TARGETNAME

[Config Command] kinetis create\_banks Configuration command enables automatic creation of additional flash banks based on real flash layout of device. Banks are created during device probe. Use 'flash probe 0' to force probe.

# kinetis fcf\_source [protection|write]

Select what source is used when writing to a Flash Configuration Field. protection mode builds FCF content from protection bits previously set by 'flash protect' command. This mode is default. MCU is protected from unwanted locking by immediate writing FCF after erase of relevant sector. write mode enables direct write to FCF. Protection cannot be set by 'flash protect' command. FCF is written along with the rest of a flash image. BEWARE: Incorrect flash configuration may permanently lock the device!

# kinetis fopt [num]

Set value to write to FOPT byte of Flash Configuration Field. Used in kinetis 'fcf\_source protection' mode only.

#### kinetis mdm check\_security [Command] Checks status of device security lock. Used internally in examine-end and examine-fail event.

# kinetis mdm halt

Issues a halt via the MDM-AP. This command can be used to break a watchdog reset loop when connecting to an unsecured target.

# kinetis mdm mass\_erase

Issues a complete flash erase via the MDM-AP. This can be used to erase a chip back to its factory state, removing security. It does not require the processor to be halted, however the target will remain in a halted state after this command completes.

kinetis nvm\_partition

[Command] For FlexNVM devices only (KxxDX and KxxFX). Not supported (yet) on S32K1 devices. Command shows or sets data flash or EEPROM backup size in kilobytes, sets two EEPROM blocks sizes in bytes and enables/disables loading of EEPROM contents to FlexRAM during reset.

For details see device reference manual, Flash Memory Module, Program Partition command.

# 106

# [Command]

[Command]

[Command]

Setting is possible only once after mass\_erase. Reset the device after partition setting.

Show partition size:

kinetis nvm\_partition info

Set 32 KB data flash, rest of FlexNVM is EEPROM backup. EEPROM has two blocks of 512 and 1536 bytes and its contents is loaded to FlexRAM during reset:

kinetis nvm\_partition dataflash 32 512 1536 on

Set 16 KB EEPROM backup, rest of FlexNVM is a data flash. EEPROM has two blocks of 1024 bytes and its contents is not loaded to FlexRAM during reset:

# kinetis nvm\_partition eebkp 16 1024 1024 off

# kinetis mdm reset

Issues a reset via the MDM-AP. This causes the MCU to output a low pulse on the RESET pin, which can be used to reset other hardware on board.

# kinetis disable\_wdog

For Kx devices only (KLx has different COP watchdog, it is not supported). Command disables watchdog timer.

# kinetis\_ke

KE0x and KEAx members of the Kinetis microcontroller family from NXP include internal flash and use ARM Cortex-M0+. The driver automatically recognizes the KE0x sub-family using the chip identification register, and autoconfigures itself. Use kinetis (not kinetis\_ke) driver for KE1x devices.

# flash bank \$\_FLASHNAME kinetis\_ke 0 0 0 0 \$\_TARGETNAME

# kinetis\_ke mdm check\_security

Checks status of device security lock. Used internally in examine-end event.

# kinetis\_ke mdm mass\_erase

Issues a complete Flash erase via the MDM-AP. This can be used to erase a chip back to its factory state. Command removes security lock from a device (use of SRST highly recommended). It does not require the processor to be halted.

# kinetis\_ke disable\_wdog

Command disables watchdog timer.

# lpc2000

[Flash Driver] This is the driver to support internal flash of all members of the LPC11(x)00 and LPC1300 microcontroller families and most members of the LPC800, LPC1500, LPC1700, LPC1800, LPC2000, LPC4000, LPC54100, LPC8Nxx and NHS31xx microcontroller families from NXP.

**Note:** There are LPC2000 devices which are not supported by the *lpc2000* driver: The LPC2888 is supported by the *lpc288x* driver. The LPC29xx family is supported by the *lpc2900* driver.

[Command]

[Command]

[Command]

[Command]

[Flash Driver]

The lpc2000 driver defines two mandatory and two optional parameters, which must appear in the following order:

- variant ... required, may be lpc2000\_v1 (older LPC21xx and LPC22xx) lpc2000\_v2 (LPC213x, LPC214x, LPC210[123], LPC23xx and LPC24xx) lpc1700 (LPC175x and LPC176x and LPC177x/8x) lpc4300 available also as lpc1800 alias (LPC18x[2357] and LPC43x[2357]) lpc800 (LPC8xx) lpc1100 (LPC11(x)xx and LPC13xx) lpc1500 (LPC15xx) lpc54100 (LPC541xx) lpc4000 (LPC40xx) or auto automatically detects flash variant and size for LPC11(x)00, LPC8xx, LPC13xx, LPC17xx, LPC40xx, LPC8Nxx and NHS31xx
- *clock\_kHz* ... the frequency, in kiloHertz, at which the core is running
- calc\_checksum ... optional (but you probably want to provide this!), telling the driver to calculate a valid checksum for the exception vector table.

Note: If you don't provide calc\_checksum when you're writing the vector table, the boot ROM will almost certainly ignore your flash image. However, if you do provide it, with most tool chains verify\_image will fail.

• iap\_entry ... optional telling the driver to use a different ROM IAP entry point.

LPC flashes don't require the chip and bus width to be specified.

flash bank \$\_FLASHNAME lpc2000 0x0 0x7d000 0 0 \$\_TARGETNAME \
 lpc2000\_v2 14765 calc\_checksum

# lpc2000 part\_id bank

[Command]

Displays the four byte part identifier associated with the specified flash bank.

# lpc288x

[Flash Driver]

The LPC2888 microcontroller from NXP needs slightly different flash support from its lpc2000 siblings. The *lpc288x* driver defines one mandatory parameter, the programming clock rate in Hz. LPC flashes don't require the chip and bus width to be specified.

flash bank \$\_FLASHNAME lpc288x 0 0 0 0 \$\_TARGETNAME 12000000

# lpc2900

[Flash Driver]

This driver supports the LPC29xx ARM968E based microcontroller family from NXP. The predefined parameters base, size, chip\_width and bus\_width of the flash bank

command are ignored. Flash size and sector layout are auto-configured by the driver. The driver has one additional mandatory parameter: The CPU clock rate (in kHz) at the time the flash operations will take place. Most of the time this will not be the crystal frequency, but a higher PLL frequency. The **reset-init** event handler in the board script is usually the place where you start the PLL.

The driver rejects flashless devices (currently the LPC2930).

The EEPROM in LPC2900 devices is not mapped directly into the address space. It must be handled much more like NAND flash memory, and will therefore be handled by a separate lpc2900\_eeprom driver (not yet available).

Sector protection in terms of the LPC2900 is handled transparently. Every time a sector needs to be erased or programmed, it is automatically unprotected. What is

shown as protection status in the flash info command, is actually the LPC2900 *sector security.* This is a mechanism to prevent a sector from ever being erased or programmed again. As this is an irreversible mechanism, it is handled by a special command (lpc2900 secure\_sector), and not by the standard flash protect command.

Example for a 125 MHz clock frequency:

flash bank \$\_FLASHNAME lpc2900 0 0 0 0 \$\_TARGETNAME 125000 Some lpc2900-specific commands are defined. In the following command list, the bank parameter is the bank number as obtained by the flash banks command.

lpc2900 signature bank [Command] Calculates a 128-bit hash value, the signature, from the whole flash content. This is a hardware feature of the flash block, hence the calculation is very fast. You may use this to verify the content of a programmed device against a known signature. Example:

lpc2900 signature 0
signature: 0x5f40cdc8:0xc64e592e:0x10490f89:0x32a0f317

**lpc2900 read\_custom** bank filename [Command] Reads the 912 bytes of customer information from the flash index sector, and saves it to a file in binary format. Example:

lpc2900 read\_custom 0 /path\_to/customer\_info.bin

The index sector of the flash is a *write-only* sector. It cannot be erased! In order to guard against unintentional write access, all following commands need to be preceded by a successful call to the **password** command:

lpc2900 password bank password

You need to use this command right before each of the following commands: lpc2900 write\_custom, lpc2900 secure\_sector, lpc2900 secure\_jtag.

The password string is fixed to "I\_know\_what\_I\_am\_doing". Example:

lpc2900 password 0 I\_know\_what\_I\_am\_doing
 Potentially dangerous operation allowed in next command!

lpc2900 write\_custom bank filename type [Command] Writes the content of the file into the customer info space of the flash index sector. The filetype can be specified with the type field. Possible values for type are: bin (binary), ihex (Intel hex format), elf (ELF binary) or s19 (Motorola S-records). The file must contain a single section, and the contained data length must be exactly 912 bytes.

Attention: This cannot be reverted! Be careful!

Example:

lpc2900 write\_custom 0 /path\_to/customer\_info.bin bin

lpc2900 secure\_sector bank first last

[Command]

Secures the sector range from *first* to *last* (including) against further program and erase operations. The sector security will be effective after the next power cycle.

Attention: This cannot be reverted! Be careful!

Secured sectors appear as *protected* in the flash info command. Example:

lpc2900 secure\_sector 0 1 1
flash info 0
 #0 : lpc2900 at 0x20000000, size 0x000c0000, (...)
 # 0: 0x00000000 (0x2000 8kB) not protected
 # 1: 0x00002000 (0x2000 8kB) protected
 # 2: 0x00004000 (0x2000 8kB) not protected

lpc2900 secure\_jtag bank

[Command]

Irreversibly disable the JTAG port. The new JTAG security setting will be effective after the next power cycle.

Attention: This cannot be reverted! Be careful!

Examples:

lpc2900 secure\_jtag 0

 $\mathtt{mdr}$ 

[Flash Driver]

This drivers handles the integrated NOR flash on Milandr Cortex-M based controllers. A known limitation is that the Info memory can't be read or verified as it's not memory mapped.

```
flash bank <name> mdr <base> <size> \
    0 0 <target#> type page_count sec_count
```

- *type* 0 for main memory, 1 for info memory
- page\_count total number of pages
- *sec\_count* number of sector per page count

Example usage:

```
if { [info exists IMEMORY] && [string equal $IMEMORY true] } {
  flash bank ${_CHIPNAME}_info.flash mdr 0x00000000 0x01000 \
        0 0 $_TARGETNAME 1 1 4
} else {
  flash bank $_CHIPNAME.flash mdr 0x00000000 0x20000 \
        0 0 $_TARGETNAME 0 32 4
}
```

msp432

[Flash Driver]

All versions of the SimpleLink MSP432 microcontrollers from Texas Instruments include internal flash. The msp432 flash driver automatically recognizes the specific version's flash parameters and autoconfigures itself. Main program flash starts at address 0. The information flash region on MSP432P4 versions starts at address 0x200000.

```
flash bank $_FLASHNAME msp432 0 0 0 0 $_TARGETNAME
```

```
msp432 mass_erase bank_id [main|all]
```

[Command]

Performs a complete erase of flash. By default, mass\_erase will erase only the main program flash.

On MSP432P4 versions, using mass\_erase all will erase both the main program and information flash regions. To also erase the BSL in information flash, the user must first use the bsl command.

msp432 bsl bank\_id [unlock|lock]

On MSP432P4 versions, **bsl** unlocks and locks the bootstrap loader (BSL) region in information flash so that flash commands can erase or write the BSL. Leave the BSL locked to prevent accidentally corrupting the bootstrap loader.

To erase and program the BSL:

msp432 bsl unlock
flash erase\_address 0x202000 0x2000
flash write\_image bsl.bin 0x202000
msp432 bsl lock

# mspm0

[Flash Driver]

[Command]

All Arm Cortex-M0+ MSPM0 microcontroller versions from Texas Instruments include internal flash. The mspm0 flash driver automatically recognizes the specific version's flash parameters and autoconfigures itself. The main program flash starts at address 0x0. Non-main flash starts at 0x41c00000. If present on the device, the optional region called "Data" starts at 0x41d00000.

# Warning:

- **Reset while MCU operation:** When erasing all of MAIN memory, if the MCU is still executing from MAIN memory do not reset the device as it could cause a double hard-fault due to the missing interrupt vector table at the start of memory. To recover from such scenario reset or power-cycle the MCU.
- No explicit protection support: MSPM0 flash controller auto-protect themselves after every flash operation. As a result of this, OpenOCD does not explicitly provide any protection function and automatically un-protects required sections as flash operations are requested.

# Examples:

• Flash bank description:

flash bank \$\_FLASHNAME mspm0 0 0 0 0 \$\_TARGETNAME

• To erase and program the MAIN region:

```
halt
flash erase_sector 0 0 last
flash write_image MAIN.bin 0x0
mspm0_board_reset
```

• To erase and program the NONMAIN region:

halt
flash erase\_sector 1 0 last
flash write\_image NONMAIN.bin 0x41C00000
mspm0\_board\_reset

mspm0\_board\_reset

Performs an nRST toggle on the device.

[Tcl proc]

# mspm0\_mass\_erase

Sends the mass erase command to the SEC-AP mailbox and then performs an nRST toggle. Once the command has been fully processed by the ROM, all MAIN memory will be erased. NOTE: This command is not supported on MSPM0C\* family of devices.

# mspm0\_factory\_reset

Sends the factory reset command to the SEC-AP mailbox and then performs an nRST toggle. Once the command has been fully processed by the ROM, all MAIN memory will be erased and NONMAIN will be reset to its default values.

# niietcm4

[Flash Driver]

This drivers handles the integrated NOR flash on NIIET Cortex-M4 based controllers. Flash size and sector layout are auto-configured by the driver. Main flash memory is called "Bootflash" and has main region and info region. Info region is NOT memory mapped by default, but it can replace first part of main region if needed. Full erase, single and block writes are supported for both main and info regions. There is additional not memory mapped flash called "Userflash", which also have division into regions: main and info. Purpose of userflash - to store system and user settings. Driver has special commands to perform operations with this memory.

# flash bank \$\_FLASHNAME niietcm4 0 0 0 0 \$\_TARGETNAME

Some niietcm4-specific commands are defined:

nal memory boot used).

niietcm4 uflash_read_byte bank ('main' 'info') address Read byte from main or info userflash region.	[Command]
<pre>niietcm4 uflash_write_byte bank ('main' 'info') address</pre>	[Command]
niietcm4 uflash_full_erase bank Erase all userflash including info region.	[Command]
<pre>niietcm4 uflash_erase bank ('main'  'info') first_sector last_sector Erase sectors of main or info userflash region, starting at sector fi including last.</pre>	[Command] irst up to and
<pre>niietcm4 uflash_protect_check bank ('main' 'info') Check sectors protect.</pre>	[Command]
<pre>niietcm4 uflash_protect bank ('main'  'info') first_sector</pre>	[Command] or first up to
niietcm4 bflash_info_remap bank ('on' 'off') Enable remapping bootflash info region to 0x00000000 (or 0x4000	[Command] 00000 if exter-

[Tcl proc]

[Tcl proc]

	<pre>niietcm4 extmem_cfg bank       ('gpioa' 'gpiob' 'gpioc' 'gpiod' 'gpioe' 'gpiof' 'gpiog       pin_num ('func1' 'func3')       Configure external memory interface for boot.</pre>	[Command] '  'gpioh')
	<pre>niietcm4 service_mode_erase bank     Perform emergency erase of all flash (bootflash and userflash).</pre>	[Command]
	niietcm4 driver_info bank Show information about flash driver.	[Command]
npcx		[Flash Driver]

All versions of the NPCX microcontroller families from Nuvoton include internal flash. The NPCX flash driver supports the NPCX family of devices. The driver automatically recognizes the specific version's flash parameters and autoconfigures itself. The flash bank starts at address 0x64000000. An optional additional parameter sets the FIU version for the bank, with the default FIU is *npcx.fiu*.

flash bank \$\_FLASHNAME npcx 0x64000000 0 0 0 \$\_TARGETNAME npcx\_v2.fiu

# FIU defaults to npcx.fiu
flash bank \$\_FLASHNAME npcx 0x64000000 0 0 0 \$\_TARGETNAME

[Flash Driver]

Supports all members of the nRF51, nRF52 and nRF53 microcontroller families from Nordic Semiconductor. nRF91 family is supported too. One driver handles both the main flash and the UICR area.

Flash protection is handled on nRF51 family and nRF52805, nRF52810, nRF52811, nRF52832 devices. Flash access control list (ACL) protection scheme of the newer devices is not supported.

# flash bank \$\_FLASHNAME nrf5 0 0x00000000 0 0 \$\_TARGETNAME

Some nrf5-specific commands are defined:

# nrf5 mass\_erase

# [Command]

Erases the contents of the code memory and user information configuration registers as well. It must be noted that this command works only for chips that do not have factory pre-programmed region 0 code.

# ocl

nrf5

[Flash Driver]

This driver is an implementation of the "on chip flash loader" protocol proposed by Pavel Chromy.

It is a minimalistic command-response protocol intended to be used over a DCC when communicating with an internal or external flash loader running from RAM. An example implementation for AT91SAM7x is available in contrib/loaders/flash/at91sam7x/.

flash bank \$\_FLASHNAME ocl 0 0 0 0 \$\_TARGETNAME

# pic32mx

The PIC32MX microcontrollers are based on the MIPS 4K cores, and integrate flash memory.

flash bank \$\_FLASHNAME pix32mx 0x1fc00000 0 0 0 \$\_TARGETNAME
flash bank \$\_FLASHNAME pix32mx 0x1d000000 0 0 0 \$\_TARGETNAME

Some pic32mx-specific commands are defined:

pic32mx pgm\_word address value bank [Command] Programs the specified 32-bit value at the given address in the specified chip bank.

pic32mx unlock bank [Command] Unlock and erase specified chip bank. This will remove any Code Protection.

psoc4[Flash Driver]All members of the PSoC 41xx/42xx microcontroller family from Cypress include<br/>internal flash and use ARM Cortex-M0 cores. The driver automatically recognizes a<br/>number of these chips using the chip identification register, and autoconfigures itself.<br/>Note: Erased internal flash reads as 00. System ROM of PSoC 4 does not implement<br/>erase of a flash sector.

# flash bank \$\_FLASHNAME psoc4 0 0 0 0 \$\_TARGETNAME

psoc4-specific commands

# psoc4 flash\_autoerase num (on|off)

Enables or disables autoerase mode for a flash bank.

If flash\_autoerase is off, use mass\_erase before flash programming. Flash erase command fails if region to erase is not whole flash memory.

If flash\_autoerase is on, a sector is both erased and programmed in one system ROM call. Flash erase command is ignored. This mode is suitable for gdb load. The *num* parameter is a value shown by **flash banks**.

# psoc4 mass\_erase num

Erases the contents of the flash memory, protection and security lock. The *num* parameter is a value shown by flash banks.

# psoc5lp

[Flash Driver]

[Command]

All members of the PSoC 5LP microcontroller family from Cypress include internal program flash and use ARM Cortex-M3 cores. The driver probes for a number of these chips and autoconfigures itself, apart from the base address.

flash bank \$\_FLASHNAME psoc51p 0x00000000 0 0 0 \$\_TARGETNAME

Note: PSoC 5LP chips can be configured to have ECC enabled or disabled.

Attention: If flash operations are performed in ECC-disabled mode, they will also affect the ECC flash region. Erasing a 16k flash sector in the 0x00000000 area will then also erase the corresponding 2k data bytes in the 0x48000000 area. Writing to the ECC data bytes in ECC-disabled mode is not implemented.

Commands defined in the *psoc5lp* driver:

# 114

[Flash Driver]

# psoc5lp mass\_erase

Erases all flash data and ECC/configuration bytes, all flash protection rows, and all row latches in all flash arrays on the device.

# psoc5lp\_eeprom

[Flash Driver]

[Command]

All members of the PSoC 5LP microcontroller family from Cypress include internal EEPROM and use ARM Cortex-M3 cores. The driver probes for a number of these chips and autoconfigures itself, apart from the base address.

# 

# psoc5lp\_nvl

[Flash Driver]

All members of the PSoC 5LP microcontroller family from Cypress include internal Nonvolatile Latches and use ARM Cortex-M3 cores. The driver probes for a number of these chips and autoconfigures itself.

# flash bank \$\_CHIPNAME.nvl psoc5lp\_nvl 0 0 0 \$\_TARGETNAME

PSoC 5LP chips have multiple NV Latches:

- Device Configuration NV Latch 4 bytes
- Write Once (WO) NV Latch 4 bytes

Note: This driver only implements the Device Configuration NVL.

The psoc5lp driver reads the ECC mode from Device Configuration NVL.

**Attention:** Switching ECC mode via write to Device Configuration NVL will require a reset after successful write.

# psoc6

[Flash Driver]

Supports PSoC6 (CY8C6xxx) family of Cypress microcontrollers. PSoC6 is a dual-core device with CM0+ and CM4 cores. Both cores share the same Flash/RAM/MMIO address space.

Flash in PSoC6 is split into three regions:

- Main Flash this is the main storage for user application. Total size varies among devices, sector size: 256 kBytes, row size: 512 bytes. Supports erase operation on individual rows.
- Work Flash intended to be used as storage for user data (e.g. EEPROM emulation). Total size: 32 KBytes, sector size: 32 KBytes, row size: 512 bytes.
- Supervisory Flash special region which contains device-specific service data. This region does not support erase operation. Only few rows can be programmed by the user, most of the rows are read only. Programming operation will erase row automatically.

All three flash regions are supported by the driver. Flash geometry is detected automatically by parsing data in SPCIF\_GEOMETRY register.

PSoC6 is equipped with NOR Flash so erased Flash reads as 0x00.

		\${TARGET}.cmO
flash	bank	<pre>super_flash_user_cm0 psoc6 0x16000800 0 0 \ \${TARGET}.cm0</pre>
flash	bank	<pre>super_flash_nar_cm0 psoc6 0x16001A00 0 0 0 \ \${TARGET}.cm0</pre>
flash	bank	<pre>super_flash_key_cm0 psoc6 0x16005A00 0 0 \ \${TARGET}.cm0</pre>
flash	bank	<pre>super_flash_toc2_cm0 psoc6 0x16007C00 0 0 \ \${TARGET}.cm0</pre>
flash	bank	<pre>main_flash_cm4 psoc6 0x10000000 0 0 0 \ \${TARGET}.cm4</pre>
flash	bank	<pre>work_flash_cm4 psoc6 0x14000000 0 0 0 \ \${TARGET}.cm4</pre>
flash	bank	<pre>super_flash_user_cm4 psoc6 0x16000800 0 0 \ \${TARGET}.cm4</pre>
flash	bank	<pre>super_flash_nar_cm4 psoc6 0x16001A00 0 0 \ \${TARGET}.cm4</pre>
flash	bank	<pre>super_flash_key_cm4 psoc6 0x16005A00 0 0 \ \${TARGET}.cm4</pre>
flash	bank	<pre>super_flash_toc2_cm4 psoc6 0x16007C00 0 0 \ \${TARGET}.cm4</pre>

psoc6-specific commands

# psoc6 reset\_halt

[Command]

Command can be used to simulate broken Vector Catch from gdbinit or Tcl scripts. When invoked for CM0+ target, it will set break point at application entry point and issue SYSRESETREQ. This will reset both cores and all peripherals. CM0+ will reset CM4 during boot anyway so this is safe. On CM4 target, VECTRESET is used instead of SYSRESETREQ to avoid unwanted reset of CM0+;

# psoc6 mass\_erase num

[Command]

Erases the contents given flash bank. The *num* parameter is a value shown by flash banks. Note: only Main and Work flash regions support Erase operation.

# qn908x

[Flash Driver]

The NXP QN908x microcontrollers feature a Cortex-M4F with integrated Bluetooth LE 5 support and an internal flash of up to 512 KiB. These chips only support the SWD interface.

The qn908x driver uses the internal "Flash Memory Controller" block via SWD to erase, program and read the internal flash. This driver does not support the ISP (In-System Programming) mode which is an alternate way to program the flash via UART, SPI or USB.

The internal flash is 512 KiB in size in all released chips and it starts at the address 0x01000000, although it can be mapped to address 0 and it is aliased to other addresses. This driver only recognizes the bank starting at address 0x01000000.

The internal bootloader stored in ROM is in charge of loading and verifying the image from flash, or enter ISP mode. The programmed image must start at the beginning of the flash and contain a valid header and a matching CRC32 checksum. Additionally, the image header contains a "Code Read Protection" (CRP) word which indicates whether SWD access is enabled, as well as whether ISP mode is enabled. Therefore, it is possible to program an image that disables SWD and ISP making it impossible to program another image in the future through these interfaces, or even debug the current image. While this is a valid use case for production deployments where the chips are locked down, by default this driver doesn't allow such images that disable the SWD interface. To program such images see the qn908x allow\_brick command.

Apart from the CRP field which is located in the image header, the last page of the flash memory contains a "Flash lock and protect" descriptor which allows to individually protect each 2 KiB page, as well as disabling SWD access to the flash and RAM. If this access is disabled it is not possible to read, erase or program individual pages from the SWD interface or even access the read-only "Flash information page" with information about the bootloader version and flash size. However when this protection is in place, it is still possible to mass erase the whole chip and then program a new image, for which you can use the qn908x mass\_erase.

Example:

flash bank \$FLASHNAME qn908x 0x01000000 0 0 0 \$TARGETNAME calc\_checksum Parameters:

• calc\_checksum optional parameter to compute the required checksum of the first bytes in the vector table.

**Note:** If the checksum in the header of your image is invalid and you don't provide the calc\_checksum option the boot ROM will not boot your image and it may render the flash inaccessible. On the other hand, if you use this option to compute the checksum keep in mind that verify\_image will fail on those four bytes of the checksum since those bytes in the flash will have the updated checksum.

# qn908x allow\_brick

[Command]

[Command]

Allow the qn908x driver to program images with a "Code Read Protection" byte that disables the SWD access. Programming such image will cause OpenOCD to not be able to reach the target over SWD anymore after the new image is programmed and its configuration takes effect, e.g. after a reboot. After executing qn908x allow\_brick these images will be allowed to be programmed when writing to the flash.

# qn908x disable\_wdog

Disable the watchdog timer (WDT) by resetting its CTRL field. The WDT starts enabled after a reset halt and it doesn't run while the target is halted. However, the verification process in this driver uses the generic Cortex-M verification process which executes a payload in RAM and thus requires the watchdog to be disabled before running verify\_image after a reset halt or any other condition where the watchdog is running. Note that this is not done automatically and you must run this command in those scenarios.

# qn908x mass\_erase

[Command]

Erases the complete flash using the mass\_erase method. Mass erase is only allowed if enabled in the Lock Status Register 8 (LOCK\_STAT\_8) which is read from the last sector of the flash on boot. However, this mass\_erase lock protection can be bypassed and this command does so automatically.

In the same LOCK\_STAT\_8 the flash and RAM access from SWD can be disabled by setting two bits in this register. After a mass\_erase, all the bits of the flash would be set, making it the default to restrict SWD access to the flash and RAM regions. This new after erase LOCK\_STAT\_8 value only takes effect after being read from flash on the next reboot for example. After a mass\_erase the LOCK\_STAT\_8 register is changed by the hardware to allow access to flash and RAM regardless of the value on flash, but only right after a mass\_erase and until the next boot. Therefore it is possible to perform a mass\_erase, program a new image, verify it and then reboot to a valid image that's locked from the SWD access.

The qn908x mass\_erase command clears the bits that would be loaded from the flash into LOCK\_STAT\_8 after erasing the whole chip to allow SWD access for debugging or re-flashing an image without a mass\_erase by default. If the image being programmed also programs the last page of the flash with its own settings, this mass\_erase behavior will interfere with that write since a new erase of at least the last page would need to be performed before writing to it again. For this reason the optional keep\_lock argument can be used to leave the flash and RAM lock set. For development environments, the default behavior is desired.

The mass erase locking mechanism is independent from the individual page locking bits, so it is possible that you can't erase a given page that is locked and you can't unprotect that page because the locking bits are also locked, but can still mass erase the whole flash.

rp2xxx

[Flash Driver]

Supports RP2040 "Raspberry Pi Pico" microcontroller and RP2350 Pico 2 RP2040 is a dual-core device with two CM0+ cores. RP2350 is a dual-core device with two slots switched to either Cortex-M33 or Hazard3 RISC-V core. Both cores share the same Flash/RAM/MMIO address space. Non-volatile storage is achieved with an external QSPI flash; a Boot ROM provides helper functions.

flash bank \$\_FLASHNAME rp2xxx \$\_FLASHBASE \$\_FLASHSIZE 0 0 \$\_TARGETNAME

**rp2xxx rom\_api\_call** fc [p0 [p1 [p2 [p3]]]] [Command] A utility for calling ROM API function with two characters lookup code fc and up to 4 optional parameters p0 p1 p2 p3. The call is supported on the target where the flash bank is configured (core0).

# rp2xxx \_switch\_target old\_target new\_target [Command] A command used internally by rp2350.cfg when the core type is switched.

[Flash Driver]

Supports Onsemi RSL10 microcontroller flash memory. Uses functions stored in ROM to control flash memory interface.

rsl10

flash bank \$\_FLASHNAME rsl10 \$\_FLASHBASE \$\_FLASHSIZE 0 0 \$\_TARGETNAME

rsl10 lock key1 key2 key3 key4 [Command] Writes key1 key2 key3 key4 words to 0x81044 0x81048 0x8104c 0x8050. Locks debug port by writing 0x4C6F634B to 0x81040.

To unlock use the rsl10 unlock key1 key2 key3 key4 command.

rsl10 unlock key1 key2 key3 key4 [Command] Unlocks debug port, by writing key1 key2 key3 key4 words to registers through DAP, and clears 0x81040 address in flash to 0x1.

# rsl10 mass\_erase

Erases all unprotected flash sectors.

### sim3x

All members of the SiM3 microcontroller family from Silicon Laboratories include internal flash and use ARM Cortex-M3 cores. It supports both JTAG and SWD interface. The sim3x driver tries to probe the device to auto detect the MCU. If this fails, it will use the size parameter as the size of flash bank.

flash bank \$\_FLASHNAME sim3x 0 \$\_CPUROMSIZE 0 0 \$\_TARGETNAME

There are 2 commands defined in the sim3x driver:

# sim3x mass\_erase

Erases the complete flash. This is used to unlock the flash. And this command is only possible when using the SWD interface.

# sim3x lock

Lock the flash. To unlock use the sim3x mass\_erase command.

# stellaris

All members of the Stellaris LM3Sxxx, LM4x and Tiva C microcontroller families from Texas Instruments include internal flash. The driver automatically recognizes a number of these chips using the chip identification register, and autoconfigures itself.

flash bank \$\_FLASHNAME stellaris 0 0 0 0 \$\_TARGETNAME

# stellaris recover

Performs the Recovering a "Locked" Device procedure to restore the flash and its associated nonvolatile registers to their factory default values (erased). This is the only way to remove flash protection or re-enable debugging if that capability has been disabled.

Note that the final "power cycle the chip" step in this procedure must be performed by hand, since OpenOCD can't do it.

Warning: if more than one Stellaris chip is connected, the procedure is applied to all of them.

# stm32f1x

This driver supports the STM32F0, STM32F1 and STM32F3 microcontroller series from STMicroelectronics. The driver is also compatible with the GD32F1,

[Command]

[Flash Driver]

[Command]

[Command]

[Flash Driver]

[Command]

[Flash Driver]

GD32VF103 (RISC-V core), GD32F3 and GD32E23 microcontroller series from GigaDevice. The driver also supports the APM32F0 and APM32F1 series from Geehy Semiconductor. The driver automatically recognizes a number of these chips using the chip identification register, and autoconfigures itself.

flash bank \$\_FLASHNAME stm32f1x 0 0 0 0 \$\_TARGETNAME

Note that some devices have been found that have a flash size register that contains an invalid value, to workaround this issue you can override the probed value used by the flash driver.

flash bank \$\_FLASHNAME stm32f1x 0 0x20000 0 0 \$\_TARGETNAME If you have a target with dual flash banks then define the second bank as per the following example.

flash bank \$\_FLASHNAME stm32f1x 0x08080000 0 0 0 \$\_TARGETNAME Some stm32f1x-specific commands are defined:

# stm32f1x lock num

Locks the entire stm32 device against reading. The num parameter is a value shown by flash banks.

# stm32f1x unlock num

Unlocks the entire stm32 device for reading. This command will cause a mass erase of the entire stm32 device if previously locked. The num parameter is a value shown by flash banks.

# stm32f1x mass\_erase num

[Command] Mass erases the entire stm32 device. The num parameter is a value shown by flash banks.

stm32f1x options\_read num [Command] Reads and displays active stm32 option bytes loaded during POR or upon executing the stm32f1x options\_load command. The num parameter is a value shown by flash banks.

#### stm32f1x options\_write num (SWWDG|HWWDG) [Command] (RSTSTNDBY|NORSTSTNDBY) (RSTSTOP|NORSTSTOP) (USEROPT user\_data)

Writes the stm32 option byte with the specified values. The num parameter is a value shown by flash banks. The user\_data parameter is content of higher 16 bits of the option byte register (Data0 and Data1 as one 16bit number).

stm32f1x options\_load num [Command] Generates a special kind of reset to re-load the stm32 option bytes written by the stm32f1x options\_write or flash protect commands without having to power cycle the target. Not applicable to stm32f1x devices. The num parameter is a value shown by flash banks.

# stm32f2x

[Flash Driver]

All members of the STM32F2, STM32F4 and STM32F7 microcontroller families from STMicroelectronics include internal flash and use ARM Cortex-M3/M4/M7 cores.

[Command]

The driver also works for the APM32F4 series from Geehy Semiconductor. The driver automatically recognizes a number of these chips using the chip identification register, and autoconfigures itself.

# flash bank \$\_FLASHNAME stm32f2x 0 0 0 0 \$\_TARGETNAME

If you use OTP (One-Time Programmable) memory define it as a second bank as per the following example.

flash bank \$\_FLASHNAME stm32f2x 0x1FFF7800 0 0 0 \$\_TARGETNAME

# stm32f2x otp num (enable|disable|show) [Command] Enables or disables OTP write commands for bank num. The num parameter is a value shown by flash banks.

Note that some devices have been found that have a flash size register that contains an invalid value, to workaround this issue you can override the probed value used by the flash driver.

flash bank \$\_FLASHNAME stm32f2x 0 0x20000 0 0 \$\_TARGETNAME Some stm32f2x-specific commands are defined:

stm32f2x lock num [Command]
Locks the entire stm32 device. The num parameter is a value shown by flash
banks.

- stm32f2x unlock num [Command] Unlocks the entire stm32 device. The num parameter is a value shown by flash banks.
- stm32f2x mass\_erase num [Command]
  Mass erases the entire stm32f2x device. The num parameter is a value shown
  by flash banks.

stm32f2x options\_read num [Command]
Reads and displays user options and (where implemented) boot\_addr0,
boot\_addr1, optcr2. The num parameter is a value shown by flash banks.

# stm32f2x options\_write num user\_options boot\_addr0 [Command] boot\_addr1

Writes user options and (where implemented) boot\_addr0 and boot\_addr1 in raw format. Warning: The meaning of the various bits depends on the device, always check datasheet! The *num* parameter is a value shown by **flash banks**, *user\_options* a 12 bit value, consisting of bits 31-28 and 7-0 of FLASH\_OPTCR, boot\_addr0 and boot\_addr1 two halfwords (of FLASH\_OPTCR1).

# stm32f2x optcr2\_write num optcr2

[Command]

Writes FLASH\_OPTCR2 options. Warning: Clearing PCROPi bits requires a full mass erase! The *num* parameter is a value shown by flash banks, *optcr2* a 32-bit word.

# stm32h7x

All members of the STM32H7 microcontroller families from STMicroelectronics include internal flash and use ARM Cortex-M7 core. The driver automatically recognizes a number of these chips using the chip identification register, and autoconfigures itself.

# flash bank \$\_FLASHNAME stm32h7x 0 0 0 0 \$\_TARGETNAME

Note that some devices have been found that have a flash size register that contains an invalid value, to workaround this issue you can override the probed value used by the flash driver.

flash bank \$\_FLASHNAME stm32h7x 0 0x20000 0 0 \$\_TARGETNAME

Some stm32h7x-specific commands are defined:

stm32h7x lock num

[Command] Locks the entire stm32 device. The num parameter is a value shown by flash banks.

stm32h7x unlock num

Unlocks the entire stm32 device. The num parameter is a value shown by flash banks.

stm32h7x mass\_erase num [Command] Mass erases the entire stm32h7x device. The *num* parameter is a value shown by flash banks.

# stm32h7x option\_read num reg\_offset [Command] Reads an option byte register from the stm32h7x device. The num parameter is a value shown by **flash banks**, reg\_offset is the register offset of the option byte to read from the used bank registers' base. For example: in STM32H74x/H75xthe bank 1 registers' base is 0x52002000 and 0x52002100 for bank 2.

Example usage:

# read OPTSR\_CUR stm32h7x option\_read 0 0x1c # read WPSN\_CUR1R stm32h7x option\_read 0 0x38 # read WPSN\_CUR2R stm32h7x option\_read 1 0x38

stm32h7x option\_write num reg\_offset value [reg\_mask] [Command] Writes an option byte register of the stm32h7x device. The num parameter is a value shown by flash banks, reg\_offset is the register offset of the option byte to write from the used bank register base, and reg\_mask is the mask to apply when writing the register (only bits with a '1' will be touched).

Example usage:

# swap bank 1 and bank 2 in dual bank devices # by setting SWAP\_BANK\_OPT bit in OPTSR\_PRG stm32h7x option\_write 0 0x20 0x8000000 0x8000000

[Flash Driver]

# stm321x

[Flash Driver]

[Command]

[Command]

[Flash Driver]

All members of the STM32L0 and STM32L1 microcontroller families from STMicroelectronics include internal flash and use ARM Cortex-M3 and Cortex-M0+ cores. The driver automatically recognizes a number of these chips using the chip identification register, and autoconfigures itself.

flash bank \$\_FLASHNAME stm321x 0 0 0 0 \$\_TARGETNAME

Note that some devices have been found that have a flash size register that contains an invalid value, to workaround this issue you can override the probed value used by the flash driver. If you use 0 as the bank base address, it tells the driver to autodetect the bank location assuming you're configuring the second bank.

flash bank \$\_FLASHNAME stm321x 0x08000000 0x20000 0 0 \$\_TARGETNAME Some stm32lx-specific commands are defined:

stm321x lock num

[Command] Locks the entire stm32 device. The num parameter is a value shown by flash banks.

# stm321x unlock num

Unlocks the entire stm32 device. The num parameter is a value shown by flash banks.

# stm321x mass\_erase num

Mass erases the entire stm32lx device (all flash banks and EEPROM data). This is the only way to unlock a protected flash (unless RDP Level is 2 which can't be unlocked at all). The *num* parameter is a value shown by **flash banks**.

# stm3214x

All members of the STM32 C0, G0, G4, L4, L4+, L5, U0, U5, WB and WL microcontroller families from STMicroelectronics include internal flash and use ARM Cortex-M0+, M4 and M33 cores. The driver automatically recognizes a number of these chips using the chip identification register, and autoconfigures itself.

# flash bank \$\_FLASHNAME stm3214x 0 0 0 0 \$\_TARGETNAME

If you use OTP (One-Time Programmable) memory define it as a second bank as per the following example.

# flash bank \$\_FLASHNAME stm3214x 0x1FFF7000 0 0 0 \$\_TARGETNAME

#### stm32l4x otp num (enable|disable|show) [Command]

Enables or disables OTP write commands for bank num. The num parameter is a value shown by flash banks.

Note that some devices have been found that have a flash size register that contains an invalid value, to workaround this issue you can override the probed value used by the flash driver. However, specifying a wrong value might lead to a completely wrong flash layout, so this feature must be used carefully.

flash bank \$\_FLASHNAME stm3214x 0x08000000 0x40000 0 0 \$\_TARGETNAME Some stm32l4x-specific commands are defined:

[Command] Locks the entire stm32 device. The <i>num</i> parameter is a value shown by flash banks.
Note: To apply the protection change immediately, use $\texttt{stm3214x option_load}$
tm3214x unlock num [Command] Unlocks the entire stm32 device. The num parameter is a value shown by flash banks.
Note: To apply the protection change immediately, use $\texttt{stm3214x option_load}$
tm32l4x mass_erase num       [Command]         Mass erases the entire stm32l4x device. The num parameter is a value shown by flash banks.
<pre>tm32l4x option_read num reg_offset [Command] Reads an option byte register from the stm32l4x device. The num parameter is a value shown by flash banks, reg_offset is the register offset of the Option byte to read.</pre>
For example to read the FLASH_OPTR register:
<pre>stm32l4x option_read 0 0x20 # Option Register (for STM32L4x): &lt;0x40022020&gt; = 0xffeff8aa # Option Register (for STM32WBx): &lt;0x58004020&gt; = # The correct flash base address will be used automatically The above example will read out the FLASH_OPTR register which contains the RDP option byte, Watchdog configuration, BOR level etc.</pre>
<pre>tm32l4x option_write num reg_offset value [reg_mask] [Command] Write an option byte register of the stm32l4x device. The num parameter is a value shown by flash banks, reg_offset is the register offset of the Option byte to write, and reg_mask is the mask to apply when writing the register (only bits with a '1' will be touched). Note: To apply the option bytes change immediately, use stm32l4x option_</pre>
1000. To apply the option bytes change infinediately, use StillS214x option_

load.

For example to write the WRP1AR option bytes:

stm3214x option\_write 0 0x28 0x00FF0000 0x00FF00FF

The above example will write the WRP1AR option register configuring the Write protection Area A for bank 1. The above example set WRP1AR\_END=255, WRP1AR\_START=0. This will effectively write protect all sectors in flash bank 1.

stm32l4x wrp\_info num [device\_bank] [Command]
List the protected areas using WRP. The num parameter is a value shown by
flash banks. device\_bank parameter is optional, possible values 'bank1' or
'bank2', if not specified, the command will display the whole flash protected
areas.

Note: *device\_bank* is different from banks created using flash bank. Devices supported in this flash driver, can have main flash memory organized in single

or dual-banks mode. Thus the usage of *device\_bank* is meaningful only in dual-bank mode, to get write protected areas in a specific *device\_bank* 

# stm3214x option\_load num

Forces a re-load of the option byte registers. Will cause a system reset of the device. The *num* parameter is a value shown by **flash banks**.

stm3214x trustzone num [enable | disable] [Command] Enables or disables Global TrustZone Security, using the TZEN option bit. If neither enabled nor disable are specified, the command will display the Trust-Zone status. Note: This command works only with devices with TrustZone, eg. STM32L5. Note: This command will perform an OBL\_Launch after modifying the TZEN.

# str7x

[Flash Driver] All members of the STR7 microcontroller family from STMicroelectronics include internal flash and use ARM7TDMI cores. The *str7x* driver defines one mandatory parameter, *variant*, which is either STR71x, STR73x or STR75x.

# str7x disable\_jtag bank

# [Command]

Activate the Debug/Readout protection mechanism for the specified flash bank.

# str9x

[Flash Driver]

Most members of the STR9 microcontroller family from STMicroelectronics include internal flash and use ARM966E cores. The str9 needs the flash controller to be configured using the str9x flash\_config command prior to Flash programming.

flash bank \$\_FLASHNAME str9x 0x40000000 0x00040000 0 0 \$\_TARGETNAME str9x flash\_config 0 4 2 0 0x80000

# str9x flash\_config num bbsr nbbsr bbadr nbbadr [Command] Configures the str9 flash controller. The num parameter is a value shown by flash banks.

- bbsr Boot Bank Size register
- nbbsr Non Boot Bank Size register
- bbadr Boot Bank Start Address register
- nbbadr Boot Bank Start Address register

# str9xpec

[Flash Driver]

Only use this driver for locking/unlocking the device or configuring the option bytes. Use the standard str9 driver for programming. Before using the flash commands the turbo mode must be enabled using the str9xpec enable\_turbo command.

Here is some background info to help you better understand how this driver works. OpenOCD has two flash drivers for the str9:

1. Standard driver str9x programmed via the str9 core. Normally used for flash programming as it is faster than the str9xpec driver.

2. Direct programming str9xpec using the flash controller. This is an ISC compliant (IEEE 1532) tap connected in series with the str9 core. The str9 core does not need to be running to program using this flash driver. Typical use for this driver is locking/unlocking the target and programming the option bytes.

Before we run any commands using the str9xpec driver we must first disable the str9 core. This example assumes the str9xpec driver has been configured for flash bank 0.

```
# assert srst, we do not want core running
# while accessing str9xpec flash driver
adapter assert srst
# turn off target polling
poll off
# disable str9 core
str9xpec enable_turbo 0
# read option bytes
str9xpec options_read 0
# re-enable str9 core
str9xpec disable_turbo 0
poll on
reset halt
```

The above example will read the str9 option bytes. When performing a unlock remember that you will not be able to halt the str9 - it has been locked. Halting the core is not required for the **str9xpec** driver as mentioned above, just issue the commands above manually or from a telnet prompt.

Several str9xpec-specific commands are defined:

str9xpec disable_turbo <i>num</i> Restore the str9 into JTAG chain.	[Command]
str9xpec enable_turbo <i>num</i> Enable turbo mode, will simply remove the str9 from the chain and to the embedded flash controller.	[Command] l talk directly
<pre>str9xpec lock num Lock str9 device. The str9 will only respond to an unlock comm erase the device.</pre>	[Command] and that will
str9xpec part_id num Prints the part identifier for bank num.	[Command]
<pre>str9xpec options_cmap num (bank0 bank1) Configure str9 boot bank.</pre>	[Command]
<pre>str9xpec options_lvdsel num (vdd vdd_vddq) Configure str9 lvd source.</pre>	[Command]
str9xpec options_lvdthd num (2.4v 2.7v) Configure str9 lvd threshold.	[Command]

<pre>str9xpec options_lvdwarn bank (vdd vdd_vddq) Configure str9 lvd reset warning source.</pre>	[Command]
str9xpec options_read num Read str9 option bytes.	[Command]
str9xpec options_write num Write str9 option bytes.	[Command]
str9xpec unlock num unlock str9 device.	[Command]
<pre>swm050 All members of the swm050 microcontroller family from Foshan Sy flash bank \$_FLASHNAME swm050 0x0 0x2000 0 0 \$_TARC One swm050-specific command is defined:</pre>	
swm050 mass_erase bank_id Erases the entire flash bank.	[Command]
<ul> <li>tms470</li> <li>Most members of the TMS470 microcontroller family from Texas In internal flash and use ARM7TDMI cores. This driver doesn't require bus width to be specified.</li> <li>Some tms470-specific commands are defined:</li> </ul>	
tms470 flash_keyset key0 key1 key2 key3 Saves programming keys in a register, to enable flash erase and	[Command] d write commands.
tms470 osc_megahertz clock_mhz Reports the clock speed, which is used to calculate timings.	[Command]
tms470 plldis $(0 1)$ Disables $(1)$ or enables $(0)$ use of the PLL to speed up the fi	[Command] lash clock.
<pre>w600 W60x series Wi-Fi SoC from WinnerMicro are designed with ARD have 1M Byte QFLASH inside. The w600 driver uses the target p the correct bank config. flash bank \$_FLASHNAME w600 0x08000000 0 0 0 \$_TARC</pre>	arameter to select
<pre>xmc1xxx All members of the XMC1xxx microcontroller family from Infineon not require the chip and bus width to be specified.</pre>	[Flash Driver]
<pre>xmc4xxx All members of the XMC4xxx microcontroller family from Infineon not require the chip and bus width to be specified. Some xmc4xxx-specific commands are defined:</pre>	[Flash Driver] a. This driver does

<pre>xmc4xxx flash_password</pre>	bank_id passwd1 passwd2	[Command]
Saves flash protection p	basswords which are used to lock	k the user flash

xmc4xxx flash\_unprotect bank\_id user\_level[0-1] [Command] Removes Flash write protection from the selected user bank

# 12.6 NAND Flash Commands

Compared to NOR or SPI flash, NAND devices are inexpensive and high density. Today's NAND chips, and multi-chip modules, commonly hold multiple GigaBytes of data.

NAND chips consist of a number of "erase blocks" of a given size (such as 128 KBytes), each of which is divided into a number of pages (of perhaps 512 or 2048 bytes each). Each page of a NAND flash has an "out of band" (OOB) area to hold Error Correcting Code (ECC) and other metadata, usually 16 bytes of OOB for every 512 bytes of page data.

One key characteristic of NAND flash is that its error rate is higher than that of NOR flash. In normal operation, that ECC is used to correct and detect errors. However, NAND blocks can also wear out and become unusable; those blocks are then marked "bad". NAND chips are even shipped from the manufacturer with a few bad blocks. The highest density chips use a technology (MLC) that wears out more quickly, so ECC support is increasingly important as a way to detect blocks that have begun to fail, and help to preserve data integrity with techniques such as wear leveling.

Software is used to manage the ECC. Some controllers don't support ECC directly; in those cases, software ECC is used. Other controllers speed up the ECC calculations with hardware. Single-bit error correction hardware is routine. Controllers geared for newer MLC chips may correct 4 or more errors for every 512 bytes of data.

You will need to make sure that any data you write using OpenOCD includes the appropriate kind of ECC. For example, that may mean passing the oob\_softecc flag when writing NAND data, or ensuring that the correct hardware ECC mode is used.

The basic steps for using NAND devices include:

- 1. Declare via the command nand device Do this in a board-specific configuration file, passing parameters as needed by the controller.
- Configure each device using nand probe. Do this only after the associated target is set up, such as in its reset-init script or in procures defined to access that device.
- 3. Operate on the flash via nand subcommand Often commands to manipulate the flash are typed by a human, or run via a script in some automated way. Common task include writing a boot loader, operating system, or other data needed to initialize or de-brick a board.

**NOTE:** At the time this text was written, the largest NAND flash fully supported by OpenOCD is 2 GiBytes (16 GiBits). This is because the variables used to hold offsets and lengths are only 32 bits wide. (Larger chips may work in some cases, unless an offset or length is larger than 0xffffffff, the largest 32-bit unsigned integer.) Some larger devices will work, since they are actually multi-chip modules with two smaller chips and individual chipselect lines.

# 12.6.1 NAND Configuration Commands

NAND chips must be declared in configuration scripts, plus some additional configuration that's done after OpenOCD has initialized.

nand device name driver target [configparams...] [Config Command] Declares a NAND device, which can be read and written to after it has been configured through nand probe. In OpenOCD, devices are single chips; this is unlike some operating systems, which may manage multiple chips as if they were a single (larger) device. In some cases, configuring a device will activate extra commands; see the controller-specific documentation.

**NOTE:** This command is not available after OpenOCD initialization has completed. Use it in board specific configuration files, not interactively.

- name ... may be used to reference the NAND bank in most other NAND commands. A number is also available.
- *driver* ... identifies the NAND controller driver associated with the NAND device being declared. See [NAND Driver List], page 132.
- target ... names the target used when issuing commands to the NAND controller.
- configparams ... controllers may support, or require, additional parameters. See the controller-specific documentation for more information.

# nand list

[Command]

Prints a summary of each device declared using nand device, numbered from zero. Note that un-probed devices show no details.

nand probe num

[Command]

Probes the specified device to determine key characteristics like its page and block sizes, and how many blocks it has. The *num* parameter is the value shown by **nand list**. You must (successfully) probe a device before you can use it with most other NAND commands.

# 12.6.2 Erasing, Reading, Writing to NAND Flash

```
nand dump num filename offset length [oob_option] [Command]
Reads binary data from the NAND device and writes it to the file, starting at the
specified offset. The num parameter is the value shown by nand list.
```

Use a complete path name for *filename*, so you don't depend on the directory used to start the OpenOCD server.

The offset and length must be exact multiples of the device's page size. They describe a data region; the OOB data associated with each such page may also be accessed. **NOTE:** At the time this text was written, no error correction was done on the data that's read, unless raw access was disabled and the underlying NAND controller driver had a read\_page method which handled that error correction.

By default, only page data is saved to the specified file. Use an *oob\_option* parameter to save OOB data:

• no oob\_\* parameter

Output file holds only page data; OOB is discarded.

oob\_raw

Output file interleaves page data and OOB data; the file will be longer than "length" by the size of the spare areas associated with each data page. Note that this kind of "raw" access is different from what's implied by nand raw\_access, which just controls whether a hardware-aware access method is used.

oob\_only

Output file has only raw OOB data, and will be smaller than "length" since it will contain only the spare areas associated with each data page.

# nand erase num [offset length]

[Command] Erases blocks on the specified NAND device, starting at the specified offset and continuing for *length* bytes. Both of those values must be exact multiples of the device's block size, and the region they specify must fit entirely in the chip. If those parameters are not specified, the whole NAND chip will be erased. The num parameter is the value shown by nand list.

**NOTE:** This command will try to erase bad blocks, when told to do so, which will probably invalidate the manufacturer's bad block marker. For the remainder of the current server session, nand info will still report that the block "is" bad.

nand write num filename offset [option...] [Command] Writes binary data from the file into the specified NAND device, starting at the specified offset. Those pages should already have been erased; you can't change zero bits to one bits. The num parameter is the value shown by nand list.

Use a complete path name for *filename*, so you don't depend on the directory used to start the OpenOCD server.

The offset must be an exact multiple of the device's page size. All data in the file will be written, assuming it doesn't run past the end of the device. Only full pages are written, and any extra space in the last page will be filled with 0xff bytes. (That includes OOB data, if that's being written.)

NOTE: At the time this text was written, bad blocks are ignored. That is, this routine will not skip bad blocks, but will instead try to write them. This can cause problems.

Provide at most one option parameter. With some NAND drivers, the meanings of these parameters may change if **nand raw\_access** was used to disable hardware ECC.

• no oob\_\* parameter

File has only page data, which is written. If raw access is in use, the OOB area will not be written. Otherwise, if the underlying NAND controller driver has a write\_page routine, that routine may write the OOB with hardware-computed ECC data.

• oob\_only

File has only raw OOB data, which is written to the OOB area. Each page's data area stays untouched. *This can be a dangerous option*, since it can invalidate the ECC data. You may need to force raw access to use this mode.

• oob\_raw

File interleaves data and OOB data, both of which are written If raw access is enabled, the data is written first, then the un-altered OOB. Otherwise, if the underlying NAND controller driver has a write\_page routine, that routine may modify the OOB before it's written, to include hardware-computed ECC data.

oob\_softecc

File has only page data, which is written. The OOB area is filled with 0xff, except for a standard 1-bit software ECC code stored in conventional locations. You might need to force raw access to use this mode, to prevent the underlying driver from applying hardware ECC.

oob\_softecc\_kw

File has only page data, which is written. The OOB area is filled with 0xff, except for a 4-bit software ECC specific to the boot ROM in Marvell Kirkwood SoCs. You might need to force raw access to use this mode, to prevent the underlying driver from applying hardware ECC.

nand verify num filename offset [option...] [Command]
Verify the binary data in the file has been programmed to the specified NAND device,
starting at the specified offset. The num parameter is the value shown by nand list.
Use a complete path name for filename, so you don't depend on the directory used to
start the OpenOCD server.

The offset must be an exact multiple of the device's page size. All data in the file will be read and compared to the contents of the flash, assuming it doesn't run past the end of the device. As with **nand write**, only full pages are verified, so any extra space in the last page will be filled with 0xff bytes.

The same options accepted by nand write, and the file will be processed similarly to produce the buffers that can be compared against the contents produced from nand dump.

**NOTE:** This will not work when the underlying NAND controller driver's write\_ page routine must update the OOB with a hardware-computed ECC before the data is written. This limitation may be removed in a future release.

# 12.6.3 Other NAND commands

nand check\_bad\_blocks num [offset length] [Command] Checks for manufacturer bad block markers on the specified NAND device. If no parameters are provided, checks the whole device; otherwise, starts at the specified offset and continues for length bytes. Both of those values must be exact multiples of the device's block size, and the region they specify must fit entirely in the chip. The num parameter is the value shown by nand list.

**NOTE:** Before using this command you should force raw access with nand raw\_access enable to ensure that the underlying driver will not try to apply hardware ECC.

# nand info num

The *num* parameter is the value shown by **nand list**. This prints the one-line summary from "nand list", plus for devices which have been probed this also prints any known status for each block.

nand raw\_access num (enable|disable) [Command]
Sets or clears an flag affecting how page I/O is done. The num parameter is the value
shown by nand list.

This flag is cleared (disabled) by default, but changing that value won't affect all NAND devices. The key factor is whether the underlying driver provides read\_page or write\_page methods. If it doesn't provide those methods, the setting of this flag is irrelevant; all access is effectively "raw".

When those methods exist, they are normally used when reading data (nand dump or reading bad block markers) or writing it (nand write). However, enabling raw access (setting the flag) prevents use of those methods, bypassing hardware ECC logic. *This can be a dangerous option*, since writing blocks with the wrong ECC data can cause them to be marked as bad.

# 12.6.4 NAND Driver List

As noted above, the **nand device** command allows driver-specific options and behaviors. Some controllers also activate controller-specific commands.

# at91sam9

[NAND Driver]

This driver handles the NAND controllers found on AT91SAM9 family chips from Atmel. It takes two extra parameters: address of the NAND chip; address of the ECC controller.

nand device \$NANDFLASH at91sam9 \$CHIPNAME 0x40000000 0xffffe800

AT91SAM9 chips support single-bit ECC hardware. The write\_page and read\_page methods are used to utilize the ECC hardware unless they are disabled by using the nand raw\_access command. There are four additional commands that are needed to fully configure the AT91SAM9 NAND controller. Two are optional; most boards use the same wiring for ALE/CLE:

at91sam9 cle num addr\_line [Config Command] Configure the address line used for latching commands. The num parameter is the value shown by nand list.

at91sam9 ale num addr\_line [Config Command] Configure the address line used for latching addresses. The num parameter is the value shown by nand list.

For the next two commands, it is assumed that the pins have already been properly configured for input or output.

at91sam9 rdy\_busy num pio\_base\_addr pin [Config Command] Configure the RDY/nBUSY input from the NAND device. The num parameter is the value shown by nand list. pio\_base\_addr is the base address of the PIO controller and pin is the pin number.

at91sam9 ce num pio\_base\_addr pin [Config Command] Configure the chip enable input to the NAND device. The num parameter is the value shown by nand list. pio\_base\_addr is the base address of the PIO controller and pin is the pin number.

davinci [NAND Driver]
This driver handles the NAND controllers found on DaVinci family chips from Texas
Instruments. It takes three extra parameters: address of the NAND chip; hardware
ECC mode to use (hwecc1, hwecc4, hwecc4\_infix); address of the AEMIF controller
on this processor.

# nand device davinci dm355.arm 0x02000000 hwecc4 0x01e10000

All DaVinci processors support the single-bit ECC hardware, and newer ones also support the four-bit ECC hardware. The write\_page and read\_page methods are used to implement those ECC modes, unless they are disabled using the nand raw\_ access command.

# lpc3180

These controllers require an extra **nand device** parameter: the clock rate used by the controller.

lpc3180 select num [mlc|slc] [Command] Configures use of the MLC or SLC controller mode. MLC implies use of hardware ECC. The num parameter is the value shown by nand list.

At this writing, this driver includes write\_page and read\_page methods. Using nand raw\_access to disable those methods will prevent use of hardware ECC in the MLC controller mode, but won't change SLC behavior.

# mx3

[NAND Driver] This driver handles the NAND controller in i.MX31. The mxc driver should work for

mxc

this chip as well.

# [NAND Driver]

[NAND Driver]

This driver handles the NAND controller found in Freescale i.MX chips. It has support for v1 (i.MX27 and i.MX31) and v2 (i.MX35). The driver takes 3 extra arguments, chip (mx27, mx31, mx35), ecc (noecc, hwecc) and optionally if bad block information should be swapped between main area and spare area (biswap), defaults to off.

nand device mx35.nand mxc imx35.cpu mx35 hwecc biswap

mxc biswap bank\_num [enable|disable] [Command]
Turns on/off bad block information swapping from main area, without parameter query status.

# orion

1 [NAND Driver] These controllers require an extra nand device parameter: the address of the con-

These troller.

nand device orion 0xd8000000

These controllers don't define any specialized commands. At this writing, their drivers don't include write\_page or read\_page methods, so nand raw\_access won't change any behavior.

s3c2410	[NAND Driver]
s3c2412	[NAND Driver]
s3c2440	[NAND Driver]
s3c2443	[NAND Driver]
s3c6400	[NAND Driver]
These S3C family controllers don't have any special nand device	options, and don't

define any specialized commands. At this writing, their drivers don't include write\_ page or read\_page methods, so nand raw\_access won't change any behavior.

# 13 Flash Programming

OpenOCD implements numerous ways to program the target flash, whether internal or external. Programming can be achieved by either using [Programming using GDB], page 193, or using the commands given in [Flash Programming Commands], page 88.

To simplify using the flash commands directly a Tcl script is available that handles the programming and verify stage. OpenOCD will program/verify/reset the target and optionally shutdown.

The script is executed as follows and by default the following actions will be performed.

- 1. 'init' is executed.
- 2. 'reset init' is called to reset and halt the target, any 'reset init' scripts are executed.
- 3. flash write\_image is called to erase and write any flash using the filename given.
- 4. If the **preverify** parameter is given, the target is "verified" first and only flashed if this fails.
- 5. verify\_image is called if verify parameter is given.
- 6. reset run is called if reset parameter is given.
- 7. OpenOCD is shutdown if exit parameter is given.

An example of usage is given below. See [program], page 91.

```
# program and verify using elf/hex/s19. verify and reset
# are optional parameters
openocd -f board/stm32f3discovery.cfg \
-c "program filename.elf verify reset exit"
# binary files need the flash address passing
openocd -f board/stm32f3discovery.cfg \
```

```
-c "program filename.bin exit 0x08000000"
```

# 14 PLD/FPGA Commands

Programmable Logic Devices (PLDs) and the more flexible Field Programmable Gate Arrays (FPGAs) are both types of programmable hardware. OpenOCD can support programming them. Although PLDs are generally restrictive (cells are less functional, and there are no special purpose cells for memory or computational tasks), they share the same OpenOCD infrastructure. Accordingly, both are called PLDs here.

# 14.1 PLD/FPGA Configuration and Commands

As it does for JTAG TAPs, debug targets, and flash chips (both NOR and NAND), OpenOCD maintains a list of PLDs available for use in various commands. Also, each such PLD requires a driver. PLD drivers may also be needed to program SPI flash connected to the FPGA to store the bitstream (See [jtagspi], page 92, for details).

They are referenced by the name which was given when the pld was created or the number shown by the pld devices command. New PLDs are defined by pld create pld\_name driver\_name -chain-position tap\_name [driver\_options].

pld create pld\_name driver\_name -chain-position tap\_name [Config Command] [driver\_options]

Creates a new PLD device, supported by driver *driver\_name*, assigning *pld\_name* for further reference. -chain-position tap\_name names the TAP used to access this target. The driver may make use of any *driver\_options* to configure its behavior.

pld devices

List the known PLDs with their name.

be inferred by the driver.

pld load pld\_name filename Loads the file filename into the PLD identified by pld\_name. The file format must

# 14.2 PLD/FPGA Drivers, Options, and Commands

Drivers may support PLD-specific options to the pld create command, and may also define commands usable only with that particular type of PLD.

# virtex2 [-no\_jstart]

[FPGA Driver] Virtex-II is a family of FPGAs sold by Xilinx. This driver can also be used to load Series3, Series6, Series7 and Zynq 7000 devices. It supports the IEEE 1532 standard for In-System Configuration (ISC).

If -no\_jstart is given, the JSTART instruction is not used after loading the bitstream. While required for Series2, Series3, and Series6, it breaks bitstream loading on Series7.

openocd -f board/digilent\_zedboard.cfg -c "init" \ -c "pld load 0 zedboard\_bitstream.bit"

#### virtex2 read\_stat pld\_name

[Command] Reads and displays the Virtex-II status register (STAT) for FPGA pld\_name.

[Command]

virtex2 set\_instr\_codes pld\_name cfg\_out cfg\_in jprogb [Command] jstart jshutdown [user1 [user2 [user3 [user4]]]]

Change values for boundary scan instructions. Default are values for Virtex 2, devices Virtex 4/5/6 and SSI devices are using different values.  $pld\_name$  is the name of the pld device.  $cfg\_out$  is the value used to select CFG\_OUT instruction.  $cfg\_in$  is the value used to select CFG\_IN instruction. jprogb is the value used to select JPROGRAM instruction. jstart is the value used to select JSTART instruction. jshutdown is the value used to select JSHUTDOWN instruction. user1 to user4 are the intruction used to select the user registers USER1 to USER4.

virtex2 set\_user\_codes pld\_name user1 [user2 [user3 [Command] [user4]]]

Change values for boundary scan instructions selecting the registers USER1 to USER4. Description of the arguments can be found at command virtex2 set\_instr\_codes.

virtex2 refresh pld\_name [Command] Load the bitstream from external memory for FPGA pld\_name. A.k.a. program. lattice [-family <name>] [FPGA Driver]

The FGPA families ECP2, ECP3, ECP5, Certus and CertusPro by Lattice are supported. This driver can be used to load the bitstream into the FPGA or read the status register and read/write the usercode register.

For the option -family name is one of ecp2 ecp3 ecp5 certus. This is needed when the JTAG ID of the device is not known by openood (newer NX devices).

lattice read_status <i>pld_name</i> Reads and displays the status register for FPGA <i>pld_name</i> .	[Command]
lattice read_user <i>pld_name</i> Reads and displays the user register for FPGA <i>pld_name</i> .	[Command]
lattice write_user pld_name val Writes the user register. for FPGA pld_name with value val.	[Command]
<pre>lattice set_preload pld_name length    Set the length of the register for the preload. This is needed whe    of the device is not known by openocd (newer NX devices). The    for the FPGA pld_name will use a length for the preload of length</pre>	load command
lattice refresh <i>pld_name</i> Load the bitstream from external memory for FPGA <i>pld_name</i> .	[Command] A.k.a program.
efinix [-family < <i>name</i> >] Both families (Trion and Titanium) sold by Efinix are supported as bo	[FPGA Driver] th use the same

protocol for In-System Configuration. This driver can be used to load the bitstream

into the FPGA. For the option -family name is one of trion titanium.

USERI to USER4.

r	family <name> This driver can be used to load the bitstream into Intel families Cyclone III, Cyclone IV, Cyclone V, Cyclone 10</name>		
	The option -family name is one of cycloneiii cycloneiv	**	
(	As input file format the driver supports a '.rbf' (raw bits can be generated from a '.sof' file with quartus_cpf -c Creates a new PLD device, an FPGA of the Cyclone III cycloneiii.tap:	stream file) file. The '.rbf' file blinker.sof blinker.rbf	
	pld create cycloneiii.pld intel -chain-po	sition cycloneiii.tap -family cyclor	neiii
:	intel set_bscan pld_name len Set boundary scan register length of FPGA pld_ because the length can vary between chips with t		
:	intel set_check_pos pld_name pos Selects the position pos in the boundary-scan regi is checked after loading the bitstream and must b no error occurred. With a value of -1 for pos the	be '1', which is the case when	
1	This driver can be used to load the bitstream into FPG. to program the SRAM. Programming the flash is not s .bin generated by Gowin FPGA Designer are supporte	supported. The files .fs and	
ł	gowin read_status <i>pld_name</i> Reads and displays the status register for FPGA	[Command] pld_name.	
ł	gowin read_user <i>pld_name</i> Reads and displays the user register for FPGA <i>pl</i>	$[Command] \\ d\_name.$	
ł	gowin refresh <i>pld_name</i> Load the bitstream from external memory for FP	[Command] GA <i>pld_name</i> . A.k.a. reload.	
(	nate This driver can be used to load the bitstream in CologneChip. The files .bit and .cfg both generated b are supported.		

# 15 General Commands

The commands documented in this chapter here are common commands that you, as a human, may want to type and see the output of. Configuration type commands are documented elsewhere.

Intent:

#### • Source Of Commands

OpenOCD commands can occur in a configuration script (discussed elsewhere) or typed manually by a human or supplied programmatically, or via one of several TCP/IP Ports.

#### • From the human

A human should interact with the telnet interface (default port: 4444) or via GDB (default port 3333).

To issue commands from within a GDB session, use the monitor command, e.g. use monitor poll to issue the poll command. All output is relayed through the GDB session.

• Machine Interface The Tcl interface's intent is to be a machine interface. The default Tcl port is 6666.

# **15.1 Server Commands**

#### exit

Exits the current telnet session.

#### help [string]

With no parameters, prints help text for all commands. Otherwise, prints each helptext containing string. Not every command provides helptext.

Configuration commands, and commands valid at any time, are explicitly noted in parenthesis. In most cases, no such restriction is listed; this indicates commands which are only available after the configuration stage has completed.

#### usage [string]

With no parameters, prints usage text for all commands. Otherwise, prints all usage text of which command, help text, and usage text containing string. Not every command provides helptext.

#### sleep msec [busy]

Wait for at least *msec* milliseconds before resuming. If **busy** is passed, busy-wait instead of sleeping. (This option is strongly discouraged.) Useful in connection with script files (script command and target\_name configuration).

#### shutdown |error|

Close the OpenOCD server, disconnecting all clients (GDB, telnet, other). If option error is used, OpenOCD will return a non-zero exit code to the parent process.

If user types CTRL-C or kills OpenOCD, the command shutdown will be automatically executed to cause OpenOCD to exit.

[Command]

[Command]

[Command]

# [Command]

It is possible to specify, in the Tcl list pre\_shutdown\_commands, a set of commands to be automatically executed before shutdown, e.g.:

lappend pre\_shutdown\_commands {echo "Goodbye, my friend ..."} lappend pre\_shutdown\_commands {echo "see you soon !"}

The commands in the list will be executed (in the same order they occupy in the list) before OpenOCD exits. If one of the commands in the list fails, then the remaining commands are not executed anymore while OpenOCD will proceed to quit.

#### debug\_level |n|

Display debug level. If n (from 0..4) is provided, then set it to that level. This affects the kind of messages sent to the server log. Level 0 is error messages only; level 1 adds warnings; level 2 adds informational messages; level 3 adds debugging messages; and level 4 adds verbose low-level debug messages. The default is level 2, but that can be overridden on the command line along with the location of that log file (which is normally the server's standard output). See Chapter 4 [Running], page 12.

#### echo [-n] message

Logs a message at "user" priority. Option "-n" suppresses trailing newline. echo "Downloading kernel -- please wait"

#### log\_output [filename | 'default']

Redirect logging to filename. If used without an argument or filename is set to 'default' log output channel is set to stderr.

#### add\_script\_search\_dir [directory]

Add *directory* to the file/script search path.

#### bindto [name]

[Config Command] Specify hostname or IPv4 address on which to listen for incoming TCP/IP connections. By default, OpenOCD will listen on the loopback interface only. If your network environment is safe, bindto 0.0.0.0 can be used to cover all available interfaces.

# 15.2 Target State handling

In this section "target" refers to a CPU configured as shown earlier (see Chapter 11 [CPU Configuration, page 75). These commands, like many, implicitly refer to a current target which is used to perform the various operations. The current target may be changed by using targets command with the name of the target which should become current.

reg [(number|name) [(value|'force')]] [Command] Access a single register by number or by its name. The target must generally be halted before access to CPU core registers is allowed. Depending on the hardware,

some other registers may be accessible while the target is running. With no arguments: list all available registers for the current target, showing number, name, size, value, and cache status. For valid entries, a value is shown; valid entries which are also dirty (and will be written back later) are flagged as such.

With number/name: display that register's value. Use force argument to read directly from the target, bypassing any internal cache.

#### [Command]

[Command]

[Command]

With both number/name and value: set register's value. Writes may be held in a writeback cache internal to OpenOCD, so that setting the value marks the register as dirty instead of immediately flushing that value. Resuming CPU execution (including by single stepping) or otherwise activating the relevant module will flush such values.

Cores may have surprisingly many registers in their Debug and trace infrastructure:

> reg ===== ARM registers (0) r0 (/32): 0x0000D3C2 (dirty) (1) r1 (/32): 0xFD61F31C (2) r2 (/32) ... (164) ETM\_contextid\_comparator\_mask (/32) >

#### set\_reg dict

Set register values of the target.

• *dict* ... Tcl dictionary with pairs of register names and values.

For example, the following command sets the value 0 to the program counter (pc) register and 0x1000 to the stack pointer (sp) register:

set\_reg {pc 0 sp 0x1000}

get\_reg [-force] list

Get register values from the target and return them as Tcl dictionary with pairs of register names and values. If option "-force" is set, the register values are read directly from the target, bypassing any caching.

• *list* ... List of register names

For example, the following command retrieves the values from the program counter (pc) and stack pointer (sp) register:

```
get_reg {pc sp}
```

write\_memory address width data ['phys']

This function provides an efficient way to write to the target memory from a Tcl script.

- address ... target memory address
- width ... memory access bit size, can be 8, 16, 32 or 64
- *data* ... Tcl list with the elements to write
- ['phys'] ... treat the memory address as physical instead of virtual address

For example, the following command writes two 32 bit words into the target memory at address 0x20000000:

#### write\_memory 0x20000000 32 {0xdeadbeef 0x00230500}

#### read\_memory address width count ['phys']

This function provides an efficient way to read the target memory from a Tcl script. A Tcl list containing the requested memory elements is returned by this function.

• address ... target memory address

. ( )

[Command]

[Command]

[Command]

- width ... memory access bit size, can be 8, 16, 32 or 64
- *count* ... number of elements to read
- ['phys'] ... treat the memory address as physical instead of virtual address

For example, the following command reads two 32 bit words from the target memory at address 0x20000000:

read\_memory 0x2000000 32 2

#### debug\_reason

Displays the current debug reason: debug-request, breakpoint, watchpoint, watchpoint, watchpoint-and-breakpoint, single-step, target-not-halted, program-exit, exception-catch or undefined.

#### halt [ms]

wait\_halt [ms]

[Command] [Command]

[Command]

The halt command first sends a halt request to the target, which wait\_halt doesn't. Otherwise these behave the same: wait up to ms milliseconds, or 5 seconds if there is no parameter, for the target to halt (and enter debug mode). Using 0 as the ms parameter prevents OpenOCD from waiting.

Warning: On ARM cores, software using the *wait for interrupt* operation often blocks the JTAG access needed by a halt command. This is because that operation also puts the core into a low power mode by gating the core clock; but the core clock is needed to detect JTAG clock transitions.

One partial workaround uses adaptive clocking: when the core is interrupted the operation completes, then JTAG clocks are accepted at least until the interrupt handler completes. However, this workaround is often unusable since the processor, board, and JTAG adapter must all support adaptive JTAG clocking. Also, it can't work until an interrupt is issued.

A more complete workaround is to not use that operation while you work with a JTAG debugger. Tasking environments generally have idle loops where the body is the *wait for interrupt* operation. (On older cores, it is a coprocessor action; newer cores have a wfi instruction.) Such loops can just remove that operation, at the cost of higher power consumption (because the CPU is needlessly clocked).

#### resume [address]

[Command]

[Command]

Resume the target at its current code position, or the optional address if it is provided.

**NOTE:** targets are expected to temporary disable breakpoints if they match the address of the current code position or the *address* provided by user.

#### step [address]

Single-step the target at its current code position, or the optional *address* if it is provided.

**NOTE:** targets are expected to temporary disable breakpoints if they match the address of the current code position or the *address* provided by user.

reset	[Command
reset run	[Command
reset halt	[Command
reset init	[Command
Perform as hard a reset as possible using SRST if possible	All defined taraets will

Perform as hard a reset as possible, using SRST if possible. All defined targets will be reset, and target events will fire during the reset sequence.

The optional parameter specifies what should happen after the reset. If there is no parameter, a **reset run** is executed. The other options will not work on all systems. See Chapter 9 [Reset Configuration], page 61.

- **run** Let the target run
- halt Immediately halt the target
- init Immediately halt the target, and execute the reset-init script

#### soft\_reset\_halt

Requesting target halt and executing a soft reset. This is often used when a target cannot be reset and halted. The target, after reset is released begins to execute code. OpenOCD attempts to stop the CPU and then sets the program counter back to the reset vector. Unfortunately the code that was executed may have left the hardware in an unknown state.

# adapter assert [signal [assert|deassert signal]] [Command]

adapter deassert [signal [assert|deassert signal]]

Set values of reset signals. Without parameters returns current status of the signals. The *signal* parameter values may be **srst**, indicating that srst signal is to be asserted or deasserted, **trst**, indicating that trst signal is to be asserted.

The reset\_config command should already have been used to configure how the board and the adapter treat these two signals, and to say if either signal is even present. See Chapter 9 [Reset Configuration], page 61. Trying to assert a signal that is not present triggers an error. If a signal is present on the adapter and not specified in the command, the signal will not be modified.

**Note:** TRST is specially handled. It actually signifies JTAG'S RESET state. So if the board doesn't support the optional TRST signal, or it doesn't support it along with the specified SRST value, JTAG reset is triggered with TMS and TCK signals instead of the TRST signal. And no matter how that JTAG reset is triggered, once the scan chain enters RESET with TRST inactive, TAP **post-reset** events are delivered to all TAPs with handlers for that event.

# 15.3 Memory access commands

These commands allow accesses of a specific size to the memory system. Often these are used to configure the current target in some special way. For example - one may need to write certain values to the SDRAM controller to enable SDRAM.

- 1. Use the targets (plural) command to change the current target.
- 2. In system level scripts these commands are deprecated. Please use their TARGET object siblings to avoid making assumptions about what TAP is the current target, or about MMU configuration.

[Command]

mdd	[phys] addr [count] [Co	ommand
mdw	[phys] addr [count] [Co	ommand
mdh	[phys] addr [count] [Co	ommand
mdb	[phys] addr [count] [Co	ommand
	Display contents of address addr, as 64-bit doublewords (mdd), 32-bit word	ds $(mdw)$
	16-bit halfwords (mdh), or 8-bit bytes (mdb). When the current target has a	an MMU
	which is present and active, $addr$ is interpreted as a virtual address. Otherw	vise, or it
	the optional phys flag is specified, addr is interpreted as a physical address.	If count
	is specified, displays that many units. (If you want to process the data in	nstead of
	displaying it, see the <b>read_memory</b> primitives.)	

mwo	d [phys]	addr doubleword [count]	[Command]
mw	w [phys]	addr word [count]	[Command]
mwl	h [phys]	addr halfword [count]	[Command]
mw	b [phys]	addr byte [count]	[Command]
	Write	is the specified doubleword (64 bits) word (32 bits) halfword (16 b	its) or byte

Writes the specified doubleword (64 bits), word (32 bits), halfword (16 bits), or byte (8-bit) value, at the specified address addr. When the current target has an MMU which is present and active, addr is interpreted as a virtual address. Otherwise, or if the optional phys flag is specified, addr is interpreted as a physical address. If count is specified, fills that many units of consecutive address.

# 15.4 Image loading commands

•	•	C1	1 1	•
dump	ımage	filename	address	size

[Command]

Dump size bytes of target memory starting at address to the binary file named filename.

#### fast\_load

[Command]

Loads an image stored in memory by fast\_load\_image to the current target. Must be preceded by fast\_load\_image.

Normally you should be using load\_image or GDB load. However, for testing purposes or when I/O overhead is significant(OpenOCD running on an embedded host), storing the image in memory and uploading the image to the target can be a way to upload e.g. multiple debug sessions when the binary does not change. Arguments are the same as load\_image, but the image is stored in OpenOCD host memory, i.e. does not affect target. This approach is also useful when profiling target programming performance as I/O and target programming can easily be profiled separately.

#### 

Load image from file *filename* to target memory. If an *address* is specified, it is used as an offset to the file format defined addressing (e.g. **bin** file is loaded at that address). The file format may optionally be specified (**bin**, **ihex**, **elf**, or **s19**). In addition the following arguments may be specified: *min\_addr* - ignore data below *min\_addr* (this is w.r.t. to the target's load address + address) max\_length - maximum number of bytes to load.

- test\_image filename [address [bin|ihex|elf]] [Command]
  Displays image section sizes and addresses as if filename were loaded into target
  memory starting at address (defaults to zero). The file format may optionally be
  specified (bin, ihex, or elf)
- verify\_image filename [address [bin|ihex|elf]] [Command]
  Verify filename against target memory. If an address is specified, it is used as an
  offset to the file format defined addressing (e.g. bin file is compared against memory
  starting at that address). The file format may optionally be specified (bin, ihex, or
  elf) This will first attempt a comparison using a CRC checksum, if this fails it will
  try a binary compare.
- verify\_image\_checksum filename [address [bin|ihex|elf]] [Command]
  Verify filename against target memory. If an address is specified, it is used as an
  offset to the file format defined addressing (e.g. bin file is compared against memory
  starting at that address). The file format may optionally be specified (bin, ihex, or
  elf) This perform a comparison using a CRC checksum only

# 15.5 Breakpoint and Watchpoint commands

CPUs often make debug modules accessible through JTAG, with hardware support for a handful of code breakpoints and data watchpoints. In addition, CPUs almost always support software breakpoints.

```
bp [address len [hw]] [Command]
With no parameters, lists all active breakpoints. Else sets a breakpoint on code execution starting at address for length bytes. This is a software breakpoint, unless hw is specified in which case it will be a hardware breakpoint. (See [arm9 vector_catch], page 155, or see [xscale vector_catch], page 158, for similar mechanisms that do not consume hardware breakpoints.)
rbp all | address [Command]
Remove the breakpoint at address or all breakpoints.
rwp all | address [Command]
Remove data watchpoint on address or all watchpoints.
wp [address length [(r | w | a) [value [mask]]]] [Command]
```

With no parameters, lists all active watchpoints. Else sets a data watchpoint on data from *address* for *length* bytes. The watch point is an "access" watchpoint unless the

 $\mathbf{r}$  or  $\mathbf{w}$  parameter is provided, defining it as respectively a read or write watchpoint. If a *value* is provided, that value is used when determining if the watchpoint should trigger. The value may be first be masked using *mask* to mark "don't care" fields.

# 15.6 Real Time Transfer (RTT)

Real Time Transfer (RTT) is an interface specified by SEGGER based on basic memory reads and writes to transfer data bidirectionally between target and host. The specification is independent of the target architecture. Every target that supports so called "background memory access", which means that the target memory can be accessed by the debugger while the target is running, can be used. This interface is especially of interest for targets without Serial Wire Output (SWO), such as ARM Cortex-M0, or where semihosting is not applicable because of real-time constraints.

Note: The current implementation supports only single target devices.

The data transfer between host and target device is organized through unidirectional up/down-channels for target-to-host and host-to-target communication, respectively.

**Note:** The current implementation does not respect channel buffer flags. They are used to determine what happens when writing to a full buffer, for example.

Channels are exposed via raw TCP/IP connections. One or more RTT servers can be assigned to each channel to make them accessible to an unlimited number of TCP/IP connections.

#### rtt setup address size [ID]

Configure RTT for the currently selected target. Once RTT is started, OpenOCD searches for a control block with the identifier *ID* starting at the memory address address within the next size bytes. ID defaults to the string "SEGGER RTT"

rtt start
-----------

Start RTT. If the control block location is not known, OpenOCD starts searching for it.

rtt	stop
-----	------

Stop RTT.

#### rtt polling\_interval [interval]

Display the polling interval. If *interval* is provided, set the polling interval. The polling interval determines (in milliseconds) how often the up-channels are checked for new data.

#### rtt channels

Display a list of all channels and their properties.

#### rtt channellist

Return a list of all channels and their properties as Tcl list. The list can be manipulated easily from within scripts.

# rtt server start port channel [message] [Command]

Start a TCP server on *port* for the channel *channel*. When *message* is not empty, it will be sent to a client when it connects.

# [Command]

[Command]

[Command]

[Command]

[Command]

rtt server stop port Stop the TCP sever with port port.

The following example shows how to setup RTT using the SEGGER RTT implementation on the target device.

resume

rtt setup 0x20000000 2048 rtt start

rtt server start 9090 0

In this example, OpenOCD searches the control block with the ID "SEGGER RTT" starting at 0x20000000 for 2048 bytes. The RTT channel 0 is exposed through the TCP/IP port 9090.

# 15.7 Misc Commands

<pre>profile seconds filename [start end]     Profiling samples the CPU's program counter as quickly as possible, w     for non-intrusive stochastic profiling. Saves up to 1000000 samples in fi     "gmon.out" format. Optional start and end parameters allow to limit     range.</pre>	lename $using$
version [git] Returns a string identifying the version of this OpenOCD server. With it returns the git version obtained at compile time through "git describ	
<pre>virt2phys virtual_address Requests the current target to map the specified virtual_address to its o physical address, and displays the result.</pre>	[Command] corresponding
add_help_text 'command_name' 'help-string' Add or replace help text on the given command_name.	[Command]
add_usage_text 'command_name' 'help-string' Add or replace usage text on the given command_name.	[Command]
ms	[Command]

Returns current time since the Epoch in ms (See: https://en.wikipedia.org/wiki/ Epoch\_(computing)). Useful to compute delays in Tcl.

147

# 16 Architecture and Core Commands

Most CPUs have specialized JTAG operations to support debugging. OpenOCD packages most such operations in its standard command framework. Some of those operations don't fit well in that framework, so they are exposed here as architecture or implementation (core) specific commands.

# 16.1 ARM Hardware Tracing

CPUs based on ARM cores may include standard tracing interfaces, based on an "Embedded Trace Module" (ETM) which sends voluminous address and data bus trace records to a "Trace Port".

- Development-oriented boards will sometimes provide a high speed trace connector for collecting that data, when the particular CPU supports such an interface. (The standard connector is a 38-pin Mictor, with both JTAG and trace port support.) Those trace connectors are supported by higher end JTAG adapters and some logic analyzer modules; frequently those modules can buffer several megabytes of trace data. Configuring an ETM coupled to such an external trace port belongs in the board-specific configuration file.
- If the CPU doesn't provide an external interface, it probably has an "Embedded Trace Buffer" (ETB) on the chip, which is a dedicated SRAM. 4KBytes is one common ETB size. Configuring an ETM coupled only to an ETB belongs in the CPU-specific (target) configuration file, since it works the same on all boards.
- ETM support in OpenOCD doesn't seem to be widely used yet.

**Issues:** ETM support may be buggy, and at least some etm config parameters should be detected by asking the ETM for them.

ETM trigger events could also implement a kind of complex hardware breakpoint, much more powerful than the simple watchpoint hardware exported by EmbeddedICE modules. Such breakpoints can be triggered even when using the dummy trace port driver.

It seems like a GDB hookup should be possible, as well as tracing only during specific states (perhaps handling  $IRQ \ 23$  or calls foo()).

There should be GUI tools to manipulate saved trace data and help analyse it in conjunction with the source code. It's unclear how much of a common interface is shared with the current XScale trace support, or should be shared with eventual Nexus-style trace module support.

At this writing (November 2009) only ARM7, ARM9, and ARM11 support for ETM modules is available. The code should be able to work with some newer cores; but not all of them support this original style of JTAG access.

# 16.1.1 ETM Configuration

ETM setup is coupled with the trace port driver configuration.

etm config target width mode clocking driver [Config Command] Declares the ETM associated with target, and associates it with a given trace port driver. See [Trace Port Drivers], page 150. Several of the parameters must reflect the trace port capabilities, which are a function of silicon capabilities (exposed later using etm info) and of what hardware is connected to that port (such as an external pod, or ETB). The *width* must be either 4, 8, or 16, except with ETMv3.0 and newer modules which may also support 1, 2, 24, 32, 48, and 64 bit widths. (With those versions, etm info also shows whether the selected port width and mode are supported.)

The mode must be normal, multiplexed, or demultiplexed. The *clocking* must be half or full.

**Warning:** With ETMv3.0 and newer, the bits set with the *mode* and *clocking* parameters both control the mode. This modified mode does not map to the values supported by previous ETM modules, so this syntax is subject to change.

**Note:** You can see the ETM registers using the **reg** command. Not all possible registers are present in every ETM. Most of the registers are write-only, and are used to configure what CPU activities are traced.

etm info

[Command]

Displays information about the current target's ETM. This includes resource counts from the ETM\_CONFIG register, as well as silicon capabilities (except on rather old modules). from the ETM\_SYS\_CONFIG register.

etm status

[Command]

Displays status of the current target's ETM and trace port driver: is the ETM idle, or is it collecting data? Did trace data overflow? Was it triggered?

- etm tracemode [type context\_id\_bits cycle\_accurate branch\_output] [Command] Displays what data that ETM will collect. If arguments are provided, first configures that data. When the configuration changes, tracing is stopped and any buffered trace data is invalidated.
  - type ... describing how data accesses are traced, when they pass any ViewData filtering that was set up. The value is one of none (save nothing), data (save data), address (save addresses), all (save data and addresses)
  - context\_id\_bits ... 0, 8, 16, or 32
  - cycle\_accurate ... enable or disable cycle-accurate instruction tracing. Before ETMv3, enabling this causes much extra data to be recorded.
  - branch\_output ... enable or disable. Disable this unless you need to try reconstructing the instruction trace stream without an image of the code.

# etm trigger\_debug (enable|disable) [Command] Displays whether ETM triggering debug entry (like a breakpoint) is enabled or disabled, after optionally modifying that configuration. The default behaviour is disable. Any change takes effect after the next etm start.

By using script commands to configure ETM registers, you can make the processor enter debug state automatically when certain conditions, more complex than supported by the breakpoint hardware, happen.

#### 16.1.2 ETM Trace Operation

After setting up the ETM, you can use it to collect data. That data can be exported to files for later analysis. It can also be parsed with OpenOCD, for basic sanity checking.

To configure what is being traced, you will need to write various trace registers using **reg** ETM\_\* commands. For the definitions of these registers, read ARM publication *IHI 0014*, *"Embedded Trace Macrocell, Architecture Specification"*. Be aware that most of the relevant registers are write-only, and that ETM resources are limited. There are only a handful of address comparators, data comparators, counters, and so on.

Examples of scenarios you might arrange to trace include:

- Code flow within a function, *excluding* subroutines it calls. Use address range comparators to enable tracing for instruction access within that function's body.
- Code flow within a function, *including* subroutines it calls. Use the sequencer and address comparators to activate tracing on an "entered function" state, then deactivate it by exiting that state when the function's exit code is invoked.
- Code flow starting at the fifth invocation of a function, combining one of the above models with a counter.
- CPU data accesses to the registers for a particular device, using address range comparators and the ViewData logic.
- Such data accesses only during IRQ handling, combining the above model with sequencer triggers which on entry and exit to the IRQ handler.
- ... more

At this writing, September 2009, there are no Tcl utility procedures to help set up any common tracing scenarios.

etm	analyze	[Command]
	Reads trace data into memory, if it wasn't already present. data that was collected.	Decodes and prints the
etm	dump filename Stores the captured trace data in filename.	[Command]
etm	<b>image</b> filename [base_address] [type] Opens an image file.	[Command]
etm	load filename Loads captured trace data from filename.	[Command]
etm	start Starts trace data collection.	[Command]
etm	stop Stops trace data collection.	[Command]

# 16.1.3 Trace Port Drivers

To use an ETM trace port it must be associated with a driver.

dummy	[Trace Port Driver]
Use the dummy driver if you are configuring an ETM that's not	connected to anything
(on-chip ETB or off-chip trace connector). This driver lets	OpenOCD talk to the
ETM, but it does not expose any trace data collection.	
, <b>, ,</b>	

etm_dummy config target	[Config Command]
Associates the ETM for <i>target</i> with a dummy driver.	

#### etb

[Trace Port Driver]

Use the etb driver if you are configuring an ETM to use on-chip ETB memory.

etb config target etb\_tap [Config Command] Associates the ETM for target with the ETB at etb\_tap. You can see the ETB registers using the reg command.

- etb trigger\_percent [percent] [Command] This displays, or optionally changes, ETB behavior after the ETM's configured trigger event fires. It controls how much more trace data is saved after the (single) trace trigger becomes active.
  - The default corresponds to *trace around* usage, recording 50 percent data before the event and the rest afterwards.
  - The minimum value of *percent* is 2 percent, recording almost exclusively data before the trigger. Such extreme *trace before* usage can help figure out what caused that event to happen.
  - The maximum value of *percent* is 100 percent, recording data almost exclusively after the event. This extreme *trace after* usage might help sort out how the event caused trouble.

# 16.2 ARM Cross-Trigger Interface

The ARM Cross-Trigger Interface (CTI) is a generic CoreSight component that connects event sources like tracing components or CPU cores with each other through a common trigger matrix (CTM). For ARMv8 architecture, a CTI is mandatory for core run control and each core has an individual CTI instance attached to it. OpenOCD has limited support for CTI using the *cti* group of commands.

# cti create cti\_name -dap dap\_name -ap-num apn -baseaddr [Command] base\_address

Creates a CTI instance *cti\_name* on the DAP instance *dap\_name* on MEM-AP *apn*. On ADIv5 DAP *apn* is the numeric index of the DAP AP the CTI is connected to. On ADIv6 DAP *apn* is the base address of the DAP AP the CTI is connected to. The *base\_address* must match the base address of the CTI on the respective MEM-AP. All arguments are mandatory. This creates a new command **\$cti\_name** which is used for various purposes including additional configuration.

_name enable on off Enable (on) or disable (off) the CTI.	[Command]
_name dump Displays a register dump of the CTI.	[Command]
_name write reg_name value Write value to the CTI register with the symbolic name reg_name.	[Command]
_name read reg_name Print the value read from the CTI register with the symbolic name reg_r	[Command] name.
_name ack event Acknowledge a CTI event.	[Command]
name channel channel_number operation Perform a specific channel operation, the possible operations are: gate, clear and pulse	[Command] ungate, set
name testmode on off Enable (on) or disable (off) the integration test mode of the CTI.	[Command]
names Prints a list of names of all CTI objects created. This command is mair Tcl scripting.	[Command] ly useful in

# 16.3 Generic ARM

These commands should be available on all ARM processors. They are available in addition to other core-specific commands that may be available.

arm	core_state [arm thumb]	[Command]
	Displays the core_state, optionally changing it to process either arm or th	umb instruc-
	tions. The target may later be resumed in the currently set core_state.	(Processors
	may also support the Jazelle state, but that is not currently supported in	OpenOCD.)

arm disassemble address [count [thumb]] [Command] Disassembles count instructions starting at address. If count is not specified, a single instruction is disassembled. If thumb is specified, or the low bit of the address is set, Thumb2 (mixed 16/32-bit) instructions are used; else ARM (32-bit) instructions are used. (Processors may also support the Jazelle state, but those instructions are not currently understood by OpenOCD.)

Note that all Thumb instructions are Thumb2 instructions, so older processors (without Thumb2 support) will still see correct disassembly of Thumb code. Also, ThumbEE opcodes are the same as Thumb2, with a handful of exceptions. ThumbEE disassembly currently has no explicit support.

arm mcr pX op1 CRn CRm op2 value [Command] Write value to a coprocessor pX register passing parameters CRn, CRm, opcodes opc1 and opc2, and using the MCR instruction. (Parameter sequence matches the ARM instruction, but omits an ARM register.) arm mrc pX coproc op1 CRn CRm op2 [Command] Read a coprocessor pX register passing parameters CRn, CRm, opcodes opc1 and opc2, and the MRC instruction. Returns the result so it can be manipulated by Jim scripts. (Parameter sequence matches the ARM instruction, but omits an ARM register.)

#### arm reg

Display a table of all banked core registers, fetching the current value from every core mode if necessary.

#### arm semihosting [enable|disable]

Display status of semihosting, after optionally changing that status.

Semihosting allows for code executing on an ARM target to use the I/O facilities on the host computer i.e. the system where OpenOCD is running. The target application must be linked against a library implementing the ARM semihosting convention that forwards operation requests by using a special SVC instruction that is trapped at the Supervisor Call vector by OpenOCD.

#### 

Redirect semihosting messages to a specified TCP port.

This command redirects debug (READC, WRITEC and WRITE0) and stdio (READ, WRITE) semihosting operations to the specified TCP port. The command allows to select which type of operations to redirect (debug, stdio, all (default)).

Note: for stdio operations, only I/O from/to ':tt' file descriptors are redirected.

#### arm semihosting\_cmdline [enable|disable]

Set the command line to be passed to the debugger.

#### arm semihosting\_cmdline argv0 argv1 argv2 ...

This option lets one set the command line arguments to be passed to the program. The first argument (argv0) is the program name in a standard C environment (argv[0]). Depending on the program (not much programs look at argv[0]), argv0 is ignored and can be any string.

#### arm semihosting\_fileio [enable|disable]

Display status of semihosting fileio, after optionally changing that status.

Enabling this option forwards semihosting I/O to GDB process using the File-I/O remote protocol extension. This is especially useful for interacting with remote files or displaying console messages in the debugger.

#### arm semihosting\_resexit [enable|disable] [Command] Enable resumable SEMIHOSTING\_SYS\_EXIT.

When SEMIHOSTING\_SYS\_EXIT is called outside a debug session, things are simple, the openood process calls exit() and passes the value returned by the target.

When SEMIHOSTING\_SYS\_EXIT is called during a debug session, by default execution returns to the debugger, leaving the debugger in a HALT state, similar to the state entered when encountering a break.

[Command]

[Command]

[Command]

In some use cases, it is useful to have SEMIHOSTING\_SYS\_EXIT return normally, as any semihosting call, and do not break to the debugger. The standard allows this to happen, but the condition to trigger it is a bit obscure ("by performing an RDI\_Execute request or equivalent").

To make the SEMIHOSTING\_SYS\_EXIT call return normally, enable this option (default: disabled).

```
arm semihosting_read_user_param [Command]
Read parameter of the semihosting call from the target. Usable in semihosting-user-
cmd-0x10* event handlers, returning a string.
```

When the target makes semihosting call with operation number from range 0x100-0x107, an optional string parameter can be passed to the server. This parameter is valid during the run of the event handlers and is accessible with this command.

```
arm semihosting_basedir [dir]
```

[Command]

Set the base directory for semihosting I/O, either an absolute path or a path relative to OpenOCD working directory. Use "." for the current directory.

# 16.4 ARMv4 and ARMv5 Architecture

The ARMv4 and ARMv5 architectures are widely used in embedded systems, and introduced core parts of the instruction set in use today. That includes the Thumb instruction set, introduced in the ARMv4T variant.

# 16.4.1 ARM7 and ARM9 specific commands

These commands are specific to ARM7 and ARM9 cores, like ARM7TDMI, ARM720T, ARM9TDMI, ARM920T or ARM926EJ-S. They are available in addition to the ARM commands, and any other core-specific commands that may be available.

```
arm7_9 dbgrq [enable|disable] [Command]
Displays the value of the flag controlling use of the EmbeddedIce DBGRQ signal
to force entry into debug mode, instead of breakpoints. If a boolean parameter is
provided, first assigns that flag.
This should be safe for all but ARM7TDMI-S cores (like NXP LPC). This feature
is enabled by default on most ARM9 cores, including ARM9TDMI, ARM920T, and
ARM926EJ-S.arm7_9 dcc_downloads [enable|disable] [Command]
```

Displays the value of the flag controlling use of the debug communications channel (DCC) to write larger (>128 byte) amounts of memory. If a boolean parameter is provided, first assigns that flag.

DCC downloads offer a huge speed increase, but might be unsafe, especially with targets running at very low speeds. This command was introduced with OpenOCD rev. 60, and requires a few bytes of working area.

```
arm7_9 fast_memory_access [enable|disable] [Command]
Displays the value of the flag controlling use of memory writes and reads that don't
check completion of the operation. If a boolean parameter is provided, first assigns
that flag.
```

This provides a huge speed increase, especially with USB JTAG cables (FT2232), but might be unsafe if used with targets running at very low speeds, like the 32kHz startup clock of an AT91RM9200.

#### 16.4.2 ARM9 specific commands

ARM9-family cores are built around ARM9TDMI or ARM9E (including ARM9EJS) integer processors. Such cores include the ARM920T, ARM926EJ-S, and ARM966.

arm9 vector\_catch [all|none|list] [Command] Vector Catch hardware provides a sort of dedicated breakpoint for hardware events such as reset, interrupt, and abort. You can use this to conserve normal breakpoint resources, so long as you're not concerned with code that branches directly to those hardware vectors.

This always finishes by listing the current configuration. If parameters are provided, it first reconfigures the vector catch hardware to intercept **all** of the hardware vectors, none of them, or a list with one or more of the following: reset undef swi pabt dabt irq fiq.

### 16.4.3 ARM920T specific commands

These commands are available to ARM920T based CPUs, which are implementations of the ARMv4T architecture built using the ARM9TDMI integer core. They are available in addition to the ARM, ARM7/ARM9, and ARM9 commands.

#### arm920t cache\_info

Print information about the caches found. This allows to see whether your target is an ARM920T (2x16kByte cache) or ARM922T (2x8kByte cache).

```
arm920t cp15 regnum [value]
```

Display cp15 register regnum; else if a value is provided, that value is written to that register. This uses "physical access" and the register number is as shown in bits 38..33 of table 9-9 in the ARM920T TRM. (Not all registers can be written.)

arm920t read\_cache filename

Dump the content of ICache and DCache to a file named filename.

arm920t read\_mmu filename

Dump the content of the ITLB and DTLB to a file named filename.

# 16.4.4 ARM926ej-s specific commands

These commands are available to ARM926ej-s based CPUs, which are implementations of the ARMv5TEJ architecture based on the ARM9EJ-S integer core. They are available in addition to the ARM, ARM7/ARM9, and ARM9 commands.

The Feroceon cores also support these commands, although they are not built from ARM926ej-s designs.

#### arm926ejs cache\_info

Print information about the caches found.

# [Command]

[Command]

[Command]

[Command]

# 16.4.5 ARM966E specific commands

These commands are available to ARM966 based CPUs, which are implementations of the ARMv5TE architecture. They are available in addition to the ARM, ARM7/ARM9, and ARM9 commands.

#### arm966e cp15 regnum |value|

[Command] Display cp15 register regnum; else if a value is provided, that value is written to that register. The six bit regnum values are bits 37..32 from table 7-2 of the ARM966E-S TRM. There is no current control over bits 31..30 from that table, as required for BIST support.

# 16.4.6 XScale specific commands

Some notes about the debug implementation on the XScale CPUs:

The XScale CPU provides a special debug-only mini-instruction cache (mini-IC) in which exception vectors and target-resident debug handler code are placed by OpenOCD. In order to get access to the CPU, OpenOCD must point vector 0 (the reset vector) to the entry of the debug handler. However, this means that the complete first cacheline in the mini-IC is marked valid, which makes the CPU fetch all exception handlers from the mini-IC, ignoring the code in RAM.

To address this situation, OpenOCD provides the xscale vector\_table command, which allows the user to explicitly write individual entries to either the high or low vector table stored in the mini-IC.

It is recommended to place a pc-relative indirect branch in the vector table, and put the branch destination somewhere in memory. Doing so makes sure the code in the vector table stays constant regardless of code layout in memory:

\_vectors:

```
ldr
        pc, [pc, #0x100-8]
        pc, [pc, #0x100-8]
ldr
ldr
        pc, [pc, #0x100-8]
        pc, [pc, #0x100-8]
ldr
.org 0x100
.long real_reset_vector
.long real_ui_handler
.long real_swi_handler
.long real_pf_abort
.long real_data_abort
.long 0 /* unused */
.long real_irq_handler
.long real_fiq_handler
```

Alternatively, you may choose to keep some or all of the mini-IC vector table entries synced with those written to memory by your system software. The mini-IC can not be modified while the processor is executing, but for each vector table entry not previously defined using the xscale vector\_table command, OpenOCD will copy the value from memory to the mini-IC every time execution resumes from a halt. This is done for both high and low vector tables (although the table not in use may not be mapped to valid memory, and in this case that copy operation will silently fail). This means that you will need to briefly halt execution at some strategic point during system start-up; e.g., after the software has initialized the vector table, but before exceptions are enabled. A breakpoint can be used to accomplish this once the appropriate location in the start-up code has been identified. A watchpoint over the vector table region is helpful in finding the location if you're not sure. Note that the same situation exists any time the vector table is modified by the system software.

The debug handler must be placed somewhere in the address space using the xscale debug\_handler command. The allowed locations for the debug handler are either (0x800 - 0x1fef800) or (0xfe000800 - 0xffff800). The default value is 0xfe000800.

XScale has resources to support two hardware breakpoints and two watchpoints. However, the following restrictions on watchpoint functionality apply: (1) the value and mask arguments to the wp command are not supported, (2) the watchpoint length must be a power of two and not less than four, and can not be greater than the watchpoint address, and (3) a watchpoint with a length greater than four consumes all the watchpoint hardware resources. This means that at any one time, you can have enabled either two watchpoints with a length of four, or one watchpoint with a length greater than four.

These commands are available to XScale based CPUs, which are implementations of the ARMv5TE architecture.

xscale analyze_trace Displays the contents of the trace buffer.	[Command]
xscale cache_clean_address address Changes the address used when cleaning the data cache.	[Command]
xscale cache_info Displays information about the CPU caches.	[Command]
xscale cp15 regnum [value] Display cp15 register regnum; else if a value is provided, that value is register.	[Command] written to that
xscale debug_handler target address Changes the address used for the specified target's debug handler.	[Command]
xscale dcache [enable disable] Enables or disable the CPU's data cache.	[Command]
xscale dump_trace <i>filename</i> Dumps the raw contents of the trace buffer to filename.	[Command]
xscale icache [enable disable] Enables or disable the CPU's instruction cache.	[Command]
xscale mmu [enable disable] Enables or disable the CPU's memory management unit.	[Command]

xscale trace\_buffer [enable|disable [fill [n] | wrap]] [Command]
Displays the trace buffer status, after optionally enabling or disabling the trace buffer
and modifying how it is emptied.

xscale trace\_image filename [offset [type]] [Command]
 Opens a trace image from filename, optionally rebasing its segment addresses by
 offset. The image type may be one of bin (binary), ihex (Intel hex), elf (ELF file),
 s19 (Motorola s19), mem, or builder.

xscale vector\_catch [mask] [Command] Display a bitmask showing the hardware vectors to catch. If the optional parameter is provided, first set the bitmask to that value.

The mask bits correspond with bit 16..23 in the DCSR:

0x01	Trap Reset
0x02	Trap Undefined Instructions
0x04	Trap Software Interrupt
80x0	Trap Prefetch Abort
0x10	Trap Data Abort
0x20	reserved
0x40	Trap IRQ
0x80	Trap FIQ

```
xscale vector_table [(low|high) index value] [Command]
Set an entry in the mini-IC vector table. There are two tables: one for low vectors (at
0x00000000), and one for high vectors (0xFFFF0000), each holding the 8 exception
vectors. index can be 1-7, because vector 0 points to the debug handler entry and
can not be overwritten. value holds the 32-bit opcode that is placed in the mini-IC.
```

Without arguments, the current settings are displayed.

# 16.5 ARMv6 Architecture

#### 16.5.1 ARM11 specific commands

```
arm11 memwrite burst [enable|disable] [Command]
Displays the value of the memwrite burst-enable flag, which is enabled by default. If
a boolean parameter is provided, first assigns that flag. Burst writes are only used
for memory writes larger than 1 word. They improve performance by assuming that
the CPU has read each data word over JTAG and completed its write before the next
word arrives, instead of polling for a status flag to verify that completion. This is
usually safe, because JTAG runs much slower than the CPU.
```

#### arm11 memwrite error\_fatal [enable|disable] [Command] Displays the value of the memwrite error\_fatal flag, which is enabled by default. If a boolean parameter is provided, first assigns that flag. When set, certain memory write errors cause earlier transfer termination.

arm11 step\_irq\_enable [enable|disable] [Command] Displays the value of the flag controlling whether IRQs are enabled during single stepping; they are disabled by default. If a boolean parameter is provided, first assigns that.

arm11 vcr [value]

Displays the value of the Vector Catch Register (VCR), coprocessor 14 register 7. If value is defined, first assigns that.

Vector Catch hardware provides dedicated breakpoints for certain hardware events. The specific bit values are core-specific (as in fact is using coprocessor 14 register 7 itself) but all current ARM11 cores except the ARM1176 use the same six bits.

# 16.6 ARMv7 and ARMv8 Architecture

### 16.6.1 ARMv7-A specific commands

cortex_a cache_info display information about target caches	[Command]
cortex_a dacrfixup [on off] Work around issues with software breakpoints when the program to only by the operating system. This option sets the CP15 DACR bypass MMU permission checks on memory access. Defaults to '	to "all-manager" to
cortex_a dbginit Initialize core debug Enables debug by unlocking the Software sticky powerdown indications	[Command] e Lock and clearing
cortex_a smp [on off] Display/set the current SMP mode	[Command]
cortex_a smp_gdb [core_id] Display/set the current core displayed in GDB	[Command]
cortex_a maskisr [on off] Selects whether interrupts will be processed when single stepping	[Command] g
cortex_a mmu dump [0 1 addr address [num_entries]] Dump the MMU translation table from TTB0 or TTB1 register memory location address. When dumping the table from address num_entries page table entries. num_entries is optional, if omi	dress, print at most

### 16.6.2 ARMv7-R specific commands

possible (4096) entries are printed.

#### cortex\_r4 dbginit

Initialize core debug Enables debug by unlocking the Software Lock and clearing sticky powerdown indications

#### cortex\_r4 maskisr [on|off]

Selects whether interrupts will be processed when single stepping

[Command]

[Command]

# 16.6.3 ARM CoreSight TPIU and SWO specific commands

ARM CoreSight provides several modules to generate debugging information internally (ITM, DWT and ETM). Their output is directed through TPIU or SWO modules to be captured externally either on an SWO pin (this configuration is called SWV) or on a synchronous parallel trace port.

ARM CoreSight provides independent HW blocks named TPIU and SWO each with its own functionality. Embedded in Cortex-M3 and M4, ARM provides an optional HW block that includes both TPIU and SWO functionalities and is again named TPIU, which causes quite some confusion. The registers map of all the TPIU and SWO implementations allows using a single driver that detects at runtime the features available.

The tpiu is used for either TPIU or SWO. A convenient alias swo is available to help distinguish, in scripts, the commands for SWO from the commands for TPIU.

swo ...

[Command]

[Command]

Alias of tpiu .... Can be used in scripts to distinguish the commands for SWO from the commands for TPIU.

#### tpiu create tpiu\_name configparams...

Creates a TPIU or a SWO object. The two commands are equivalent. Add the object in a list and add new commands (*tpiu\_name*) which are used for various purposes including additional configuration.

- tpiu\_name the name of the TPIU or SWO object. This name is also used to create the object's command, referred to here as **\$tpiu\_name**, and in other places where the TPIU or SWO needs to be identified.
- configparams all parameters accepted by **\$tpiu\_name configure** are permitted.

You *must* set here the AP and MEM\_AP base\_address through -dap dap\_name, -ap-num ap\_number and -baseaddr base\_address.

#### tpiu names

Lists all the TPIU or SWO objects created so far. The two commands are equivalent.

#### tpiu init

Initialize all registered TPIU and SWO. The two commands are equivalent. These commands are used internally during initialization. They can be issued at any time after the initialization, too.

#### \$tpiu\_name cget queryparm

Each configuration parameter accepted by **\$tpiu\_name configure** can be individually queried, to return its current value. The *queryparm* is a parameter name accepted by that command, such as -dap.

\$tpiu\_name configure configparams... [Command]
The options accepted by this command may also be specified as parameters to tpiu
create. Their values can later be queried one at a time by using the \$tpiu\_name
cget command.

• -dap dap\_name – names the DAP used to access this TPIU. See [DAP declaration], page 72, on how to create and manage DAP instances.

#### 160

# [Command]

[Command]

- -ap-num ap\_number sets DAP access port for TPIU. On ADIv5 DAP ap\_number is the numeric index of the DAP AP the TPIU is connected to. On ADIv6 DAP ap\_number is the base address of the DAP AP the TPIU is connected to.
- -baseaddr base\_address sets the TPIU base\_address where to access the TPIU in the DAP AP memory space.
- -protocol (sync|uart|manchester) sets the protocol used for trace data:
  - sync synchronous parallel trace output mode, using port\_width data bits (default);
  - uart use asynchronous SWO mode with NRZ (same as regular UART 8N1) coding;
  - manchester use asynchronous SWO mode with Manchester coding.
- -event event\_name event\_body assigns an event handler, a Tcl string which is evaluated when the event is triggered. The events pre-enable, post-enable, pre-disable and post-disable are defined for TPIU/SWO. A typical use case for the event pre-enable is to enable the trace clock of the TPIU.
- -output (external |: port | filename |-) specifies the destination of the trace data:
  - external configure TPIU/SWO to let user capture trace output externally, either with an additional UART or with a logic analyzer (default);
  - - configure TPIU/SWO and debug adapter to gather trace data and forward it to tcl trace command;
  - *port* configure TPIU/SWO and debug adapter to gather trace data, open a TCP server at port port and send the trace data to each connected client;
  - filename configure TPIU/SWO and debug adapter to gather trace data and append it to filename, which can be either a regular file or a named pipe.
- -traceclk TRACECLKIN\_freq mandatory parameter. Specifies the frequency in Hz of the trace clock. For the TPIU embedded in Cortex-M3 or M4, this is usually the same frequency as HCLK. For protocol sync this is twice the frequency of the pin data rate.
- -pin-freq trace\_freq specifies the expected data rate in Hz of the SWO pin. Parameter used only on protocols uart and manchester. Can be omitted to let the adapter driver select the maximum supported rate automatically.
- -port-width *port\_width* sets to *port\_width* the width of the synchronous parallel port used for trace output. Parameter used only on protocol sync. If not specified, default value is 1.
- -formatter (0|1) specifies if the formatter should be enabled. Parameter used only on protocol sync. If not specified, default value is 0.

#### \$tpiu\_name enable

[Command]

Uses the parameters specified by the previous **\$tpiu\_name configure** to configure and enable the TPIU or the SWO. If required, the adapter is also configured and enabled to receive the trace data. This command can be used before **init**, but it will take effect only after the **init**.

#### \$tpiu\_name disable

Disable the TPIU or the SWO, terminating the receiving of the trace data.

Example usage:

1. STM32L152 board is programmed with an application that configures PLL to provide core clock with 24MHz frequency; to use ITM output it's enough to:

```
#include <libopencm3/cm3/itm.h>
```

```
ITM_STIM8(0) = c;
```

(the most obvious way is to use the first stimulus port for printf, for that this ITM\_STIM8 assignment can be used inside \_write(); to make it blocking to avoid data loss, add while (!(ITM\_STIM8(0) & ITM\_STIM\_FIFOREADY)););

- 2. An FT2232H UART is connected to the SWO pin of the board;
- 3. Commands to configure UART for 12MHz baud rate:

\$ setserial /dev/ttyUSB1 spd\_cust divisor 5

\$ stty -F /dev/ttyUSB1 38400

(FT2232H's base frequency is 60MHz, spd\_cust allows to alias 38400 baud with our custom divisor to get 12MHz)

- 4. itmdump -f /dev/ttyUSB1 -d1
- 5. OpenOCD invocation line:

```
openocd -f interface/stlink.cfg \
-c "transport select swd" \
-f target/stm32l1.cfg \
-c "stm32l1.tpiu configure -protocol uart" \
-c "stm32l1.tpiu configure -traceclk 24000000 -pin-freq 12000000" \
-c "stm32l1.tpiu enable"
```

# 16.6.4 ARMv7-M specific commands

itm port port (0|1|on|off) [Command] Enable or disable trace output for ITM stimulus port (counting from 0). Port 0 is enabled on target creation automatically.

itm ports (0|1|on|off)

Enable or disable trace output for all ITM stimulus ports.

#### 16.6.5 Cortex-M specific commands

```
cortex_m maskisr (auto|on|off|steponly)
```

Control masking (disabling) interrupts during target step/resume.

The **auto** option handles interrupts during stepping in a way that they get served but don't disturb the program flow. The step command first allows pending interrupt handlers to execute, then disables interrupts and steps over the next instruction where the core was halted. After the step interrupts are enabled again. If the interrupt handlers don't complete within 500ms, the step command leaves with the core running.

[Command]

[Command]

The steponly option disables interrupts during single-stepping but enables them during normal execution. This can be used as a partial workaround for 702596 erratum in Cortex-M7 r0p1. See "Cortex-M7 (AT610) and Cortex-M7 with FPU (AT611) Software Developer Errata Notice" from ARM for further details.

Note that a free hardware (FPB) breakpoint is required for the **auto** option. If no breakpoint is available at the time of the step, then the step is taken with interrupts enabled, i.e. the same way the **off** option does.

Default is auto.

#### cortex\_m vector\_catch [all|none|*list*]

Vector Catch hardware provides dedicated breakpoints for certain hardware events.

Parameters request interception of all of these hardware event vectors, none of them, or one or more of the following: hard\_err for a HardFault exception; mm\_err for a MemManage exception; bus\_err for a BusFault exception; irq\_err, state\_err, chk\_err, or nocp\_err for various UsageFault exceptions; or reset. If NVIC setup code does not enable them, MemManage, BusFault, and UsageFault exceptions are mapped to HardFault. UsageFault checks for divide-by-zero and unaligned access must also be explicitly enabled.

This finishes by listing the current vector catch configuration.

#### cortex\_m reset\_config (sysresetreq|vectreset) [Command]

Control reset handling if hardware srst is not fitted See [reset\_config], page 63.

- sysresetreq use AIRCR SYSRESETREQ to reset system.
- vectreset use AIRCR VECTRESET to reset system (default).

Using **vectreset** is a safe option for Cortex-M3, M4 and M7 cores. This however has the disadvantage of only resetting the core, all peripherals are unaffected. A solution would be to use a **reset-init** event handler to manually reset the peripherals. See [Target Events], page 83.

Cortex-M0, M0+ and M1 do not support vectreset, use sysresetreq instead.

# 16.6.6 ARMv8-A specific commands

#### aarch64 cache\_info

Display information about target caches

#### aarch64 dbginit

This command enables debugging by clearing the OS Lock and sticky power-down and reset indications. It also establishes the expected, basic cross-trigger configuration the aarch64 target code relies on. In a configuration file, the command would typically be called from a reset-end or reset-deassert-post handler, to re-enable debugging after a system reset. However, normally it is not necessary to use the command at all.

# aarch64 disassemble address [count]

Disassembles *count* instructions starting at *address*. If *count* is not specified, a single instruction is disassembled.

#### [Command]

#### 163

[Command]

[Command]

#### aarch64 smp [on|off]

[Command] Display, enable or disable SMP handling mode. The state of SMP handling influences the way targets in an SMP group are handled by the run control. With SMP handling enabled, issuing halt or resume to one core will trigger halting or resuming of all cores in the group. The command target smp defines which targets are in the SMP group. With SMP handling disabled, all targets need to be treated individually.

#### aarch64 maskisr [on|off]

Selects whether interrupts will be processed when single stepping. The default configuration is on.

#### \$target\_name catch\_exc

[off|sec\_el1|sec\_el3|nsec\_el1|nsec\_el2]+

Cause **\$target\_name** to halt when an exception is taken. Any combination of Secure (sec) EL1/EL3 or Non-Secure (nsec) EL1/EL2 is valid. The target **\$target\_name** will halt before taking the exception. In order to resume the target, the exception catch must be disabled again with **\$target\_name catch\_exc off**. Issuing the command without options prints the current configuration.

#### \$target\_name pauth [off|on]

Enable or disable pointer authentication features. When pointer authentication is used on ARM cores, GDB asks GDB servers for an 8-bytes mask to remove signature bits added by pointer authentication. If this feature is enabled, OpenOCD provides GDB with an 8-bytes mask. Pointer authentication feature is broken until gdb 12.1, going to be fixed. Consider using a newer version of gdb if you want to enable pauth feature. The default configuration is off.

# 16.7 EnSilica eSi-RISC Architecture

eSi-RISC is a highly configurable microprocessor architecture for embedded systems provided by EnSilica. (See: http://www.ensilica.com/risc-ip/.)

# 16.7.1 eSi-RISC Configuration

esirisc cache\_arch (harvard|von\_neumann) [Command] Configure the caching architecture. Targets with the UNIFIED\_ADDRESS\_SPACE option disabled employ a Harvard architecture. By default, von\_neumann is assumed.

esirisc hwdc (all|none|mask ...) [Command] Configure hardware debug control. The HWDC register controls which exceptions return control back to the debugger. Possible masks are all, none, reset, interrupt, syscall, error, and debug. By default, reset, error, and debug are enabled.

# 16.7.2 eSi-RISC Operation

#### esirisc flush\_caches

Flush instruction and data caches. This command requires that the target is halted when the command is issued and configured with an instruction or data cache.

[Command]

[Command]

[Command]

# 16.7.3 eSi-Trace Configuration

eSi-RISC targets may be configured with support for instruction tracing. Trace data may be written to an in-memory buffer or FIFO. If a FIFO is configured, DMA is typically employed to move trace data off-device using a high-speed peripheral (eg. SPI). Collected trace data is encoded in one of three different formats. At a minimum, esirisc trace buffer or esirisc trace fifo must be issued along with esirisc trace format before trace data can be collected.

OpenOCD provides rudimentary analysis of collected trace data. If more detail is needed, collected trace data can be dumped to a file and processed by external tooling.

**Issues:** OpenOCD is unable to process trace data sent to a FIFO. A potential workaround for this issue is to configure DMA to copy trace data to an inmemory buffer, which can then be passed to the esirisc trace analyze and esirisc trace dump commands.

It is possible to corrupt trace data when using a FIFO if the peripheral responsible for draining data from the FIFO is not fast enough. This can be managed by enabling flow control, however this can impact timing-sensitive software operation on the CPU.

esirisc trace buffer address size [wrap] [Command] Configure trace buffer using the provided address and size. If the wrap option is specified, trace collection will continue once the end of the buffer is reached. By default, wrap is disabled.

esirisc trace fifo address

Configure trace FIFO using the provided address.

esirisc trace flow\_control (enable|disable) [Command] Enable or disable stalling the CPU to collect trace data. By default, flow control is disabled.

esirisc trace format (full|branch|icache) pc\_bits [Command] Configure trace format and number of PC bits to be captured. pc\_bits must be within 1 and 31 as the LSB is not collected. If external tooling is used to analyze collected trace data, these values must match.

Supported trace formats:

- full capture full trace data, allowing execution history and timing to be determined.
- branch capture taken branch instructions and branch target addresses.
- icache capture instruction cache misses.

# esirisc trace trigger start (condition) [start\_data [Command] start\_mask]

Configure trigger start condition using the provided start data and mask. A brief description of each condition is provided below; for more detail on how these values are used, see the eSi-RISC Architecture Manual.

Supported conditions:

• none manual tracing (see esirisc trace start).

- pc start tracing if the PC matches start data and mask.
- load start tracing if the effective address of a load instruction matches start data and mask.
- **store** start tracing if the effective address of a store instruction matches start data and mask.
- exception start tracing if the EID of an exception matches start data and mask.
- eret start tracing when an ERET instruction is executed.
- wait start tracing when a WAIT instruction is executed.
- stop start tracing when a STOP instruction is executed.
- high start tracing when an external signal is a logical high.
- low start tracing when an external signal is a logical low.
- esirisc trace trigger stop (condition) [stop\_data stop\_mask] [Command] Configure trigger stop condition using the provided stop data and mask. A brief description of each condition is provided below; for more detail on how these values are used, see the eSi-RISC Architecture Manual.

Supported conditions:

- none manual tracing (see esirisc trace stop).
- pc stop tracing if the PC matches stop data and mask.
- load stop tracing if the effective address of a load instruction matches stop data and mask.
- **store** stop tracing if the effective address of a store instruction matches stop data and mask.
- exception stop tracing if the EID of an exception matches stop data and mask.
- eret stop tracing when an ERET instruction is executed.
- wait stop tracing when a WAIT instruction is executed.
- stop stop tracing when a STOP instruction is executed.

### esirisc trace trigger delay (trigger) [cycles]

[Command]

Configure trigger start/stop delay in clock cycles.

Supported triggers:

- none no delay to start or stop collection.
- start delay cycles after trigger to start collection.
- stop delay cycles after trigger to stop collection.
- both delay cycles after both triggers to start or stop collection.

# 16.7.4 eSi-Trace Operation

#### esirisc trace init

[Command]

Initialize trace collection. This command must be called any time the configuration changes. If a trace buffer has been configured, the contents will be overwritten when trace collection starts.

esirisc trace info Display trace configuration.	[Command
esirisc trace status Display trace collection status.	[Command
esirisc trace start Start manual trace collection.	[Command
esirisc trace stop Stop manual trace collection.	[Command]
esirisc trace analyze [address size] Analyze collected trace data. This command may only be	

been configured. If a trace FIFO has been configured, trace data must be copied to an in-memory buffer identified by the address and size options using DMA.

esirisc trace dump [address size] filename [Command] Dump collected trace data to file. This command may only be used if a trace buffer has been configured. If a trace FIFO has been configured, trace data must be copied to an in-memory buffer identified by the address and size options using DMA.

# 16.8 Intel Architecture

Intel Quark X10xx is the first product in the Quark family of SoCs. It is an IA-32 (Pentium x86 ISA) compatible SoC. The core CPU in the X10xx is codenamed Lakemont. Lakemont version 1 (LMT1) is used in X10xx. The CPU TAP (Lakemont TAP) is used for software debug and the CLTAP is used for SoC level operations. Useful docs are here: https://communities.intel.com/community/makers/documentation

- Intel Quark SoC X1000 OpenOCD/GDB/Eclipse App Note (web search for doc num 330015)
- Intel Quark SoC X1000 Debug Operations User Guide (web search for doc num 329866)
- Intel Quark SoC X1000 Datasheet (web search for doc num 329676)

# 16.8.1 x86 32-bit specific commands

The three main address spaces for x86 are memory, I/O and configuration space. These commands allow a user to read and write to the 64Kbyte I/O address space.

x86\_32 idw address

Display the contents of a 32-bit I/O port from address range 0x0000 - 0xfff.

x86\_32 idh address

### Display the contents of a 16-bit I/O port from address range 0x0000 - 0xffff.

x86\_32 idb address

Display the contents of a 8-bit I/O port from address range 0x0000 - 0xfff.

#### x86\_32 iww address

Write the contents of a 32-bit I/O port to address range 0x0000 - 0xffff.

167

[Command]

- [Command]
- [Command]

x86_32 iwh address Write the contents of a 16-bit I/O port to address range $0x0000 - 0xffff$ .	[Command]
$x86_32$ iwb address Write the contents of a 8-bit I/O port to address range $0x0000 - 0xffff$ .	[Command]
16.9 OpenRISC Architecture	
The OpenRISC CPU is a soft core. It is used in a programmable SoC w configured with any of the TAP / Debug Unit available.	hich can be
16.9.1 TAP and Debug Unit selection commands	
tap_select (vjtag mohor xilinx_bscan) Select between the Altera Virtual JTAG, Xilinx Virtual JTAG and Mo	[Command] hor TAP.
du_select (adv mohor) [option] Select between the Advanced Debug Interface and the classic one.	[Command]

An option can be passed as a second argument to the debug unit.

When using the Advanced Debug Interface, option = 1 means the RTL core is configured with ADBG\_USE\_HISPEED = 1. This configuration skips status checking between bytes while doing read or write bursts.

#### 16.9.2 Registers commands

addreg [name] [address] [feature] [reg\_group] [Command] Add a new register in the cpu register list. This register will be included in the generated target descriptor file.

[feature] must be "org.gnu.gdb.or1k.group[0..10]".

[**reg\_group**] can be anything. The default register list defines "system", "dmmu", "immu", "dcache", "icache", "mac", "debug", "perf", "power", "pic" and "timer" groups.

example:

addreg rtest 0x1234 org.gnu.gdb.or1k.group0 system

# 16.10 MIPS Architecture

MIPS (http://mips.com/) is a simple, streamlined, highly scalable RISC architecture. The architecture is evolving over time, from MIPS I~V to MIPS release 1~6 iterations, the architecture is now able to handle various tasks with different ASEs, including SIMD(MSA), DSP, VZ, MT and more. MIPS32 supports 32-bit programs while MIPS64 can support both 32-bit and 64-bit programs.

# 16.10.1 MIPS Terminology

The term ASE means Application-Specific Extension, ASEs provide features that improve the efficiency and performance of certain workloads, such as digital signal processing(DSP), Virtualization(VZ), Multi-Threading(MT), SIMD(MSA) and more. MIPS Cores use Coprocessors(CPx) to configure their behaviour or to let software know the capabilities of current CPU, the main Coprocessor is CP0, containing 32 registers with a maximum select number of 7.

# 16.10.2 MIPS FPU & Vector Registers

MIPS processors does not all comes with FPU co-processor, and when it does, the FPU appears as Coprocessor 1 whereas the Coprocessor 0 is for the main processor.

Most of MIPS FPUs are 64 bits, IEEE 754 standard, and they provides both 32-bit single precision and 64-bit double precision calculations. Fixed point format calculations are also provided with both 32 and 64-bit modes.

The MIPS SIMD Architecture(MSA) operates on 32 128-bit wide vector registers. If both MSA and the scalar floating-point unit (FPU) are present, the 128-bit MSA vector registers extend and share the 64-bit FPU registers. MSA and FPU can not be both present, unless the FPU has 64-bit floating-point register.

### 16.10.3 MIPS Configuration Commands

mips3	32 cpuinfo	[Comma	and]
	Displays detailed information about current CPU core. This includes cor	e type, v	ven-
	dor, instruction set, cache size, and other relevant details.		

mips32 scan\_delay [nanoseconds] [Config Command]
Display or set scan delay in nano seconds. A value below 2\_000\_000 will set the scan
delay into legacy mode.

mips32 cp0 [[reg\_name|regnum select] [value]] [Config Command] Displays or sets coprocessor 0 register by register number and select or their name. This command shows all available cp0 register if no arguments are provided.

For common MIPS Coprocessor 0 registers, you can find the definitions of them on MIPS Privileged Resource Architecture Documents(MIPS Document MD00090).

For core specific cp0 registers, you can find the definitions of them on Core Specific Software User's Manual(SUM), for example, MIPS M5150 Software User Manual (MD00980).

#### mips32 ejtag\_reg

Reads EJTAG Registers for inspection.

EJTAG Register Specification could be found in MIPS Document MD00047F, for core specific EJTAG Register definition, please check Core Specific SUM manual.

#### mips32 dsp [[register\_name] [value]]

Displays all DSP registers' contents or get/set value by register name. Will display an error if current CPU does not support DSP.

169

[Command]

# 16.11 RISC-V Architecture

RISC-V (http://riscv.org/) is a free and open ISA. OpenOCD supports JTAG debug of RV32 and RV64 cores in heterogeneous multicore systems of up to 32 harts. (It's possible to increase this limit to 1024 by changing RISCV\_MAX\_HARTS in riscv.h.) OpenOCD primarily supports 0.13 of the RISC-V Debug Specification, but there is also support for legacy targets that implement version 0.11.

# 16.11.1 RISC-V Terminology

A *hart* is a hardware thread. A hart may share resources (eg. FPU) with another hart, or may be a separate core. RISC-V treats those the same, and OpenOCD exposes each hart as a separate core.

# 16.11.2 Vector Registers

For harts that implement the vector extension, OpenOCD provides access to the relevant CSRs, as well as the vector registers (v0-v31). The size of each vector register is dependent on the value of vlenb. RISC-V allows each vector register to be divided into selected-width elements, and this division can be changed at run-time. Because OpenOCD cannot update register definitions at run-time, it exposes each vector register to gdb as a union of fields of vectors so that users can easily access individual bytes, shorts, words, longs, and quads inside each vector register. It is left to gdb or higher-level debuggers to present this data in a more intuitive format.

In the XML register description, the vector registers (when vlenb=16) look as follows:

```
<feature name="org.gnu.gdb.riscv.vector">
<vector id="bytes" type="uint8" count="16"/>
<vector id="shorts" type="uint16" count="8"/>
<vector id="words" type="uint32" count="4"/>
<vector id="longs" type="uint64" count="2"/>
<vector id="quads" type="uint128" count="1"/>
<union id="riscv_vector">
<field name="b" type="bytes"/>
<field name="s" type="shorts"/>
<field name="w" type="words"/>
<field name="l" type="longs"/>
<field name="q" type="quads"/>
</union>
<reg name="v0" bitsize="128" regnum="4162" save-restore="no"
        type="riscv_vector" group="vector"/>
<reg name="v31" bitsize="128" regnum="4193" save-restore="no"
        type="riscv_vector" group="vector"/>
</feature>
```

### 16.11.3 RISC-V Debug Configuration Commands

riscv expose\_csrs n[-m]=name] [...] [Config Command] Configure which CSRs to expose in addition to the standard ones. The CSRs to expose can be specified as individual register numbers or register ranges (inclusive). For the individually listed CSRs, a human-readable name can optionally be set using the n=name syntax, which will get csr\_ prepended to it. If no name is provided, the register will be named csr<n>.

By default OpenOCD attempts to expose only CSRs that are mentioned in a spec, and then only if the corresponding extension appears to be implemented. This command can be used if OpenOCD gets this wrong, or if the target implements custom CSRs.

# Expose a single RISC-V CSR number 128 under the name "csr128": \$\_TARGETNAME expose\_csrs 128

# Expose multiple RISC-V CSRs 128..132 under names "csr128" through "csr132": \$\_TARGETNAME expose\_csrs 128-132

# Expose a single RISC-V CSR number 1996 under custom name "csr\_myregister": \$\_TARGETNAME expose\_csrs 1996=myregister

riscv expose\_custom n[-m] =name] [...] [Config Command] The RISC-V Debug Specification allows targets to expose custom registers through abstract commands. (See Section 3.5.1.1 in that document.) This command configures individual registers or register ranges (inclusive) that shall be exposed. Number 0 indicates the first custom register, whose abstract command number is 0xc000. For individually listed registers, a human-readable name can be optionally provided using the n=name syntax, which will get custom\_ prepended to it. If no name is provided, the register will be named custom<n>.

# Expose one RISC-V custom register with number 0xc010 (0xc000 + 16)
# under the name "custom16":
\$\_TARGETNAME expose\_custom 16

# Expose a range of RISC-V custom registers with numbers 0xc010 .. 0xc018
# (0xc000+16 .. 0xc000+24) under the names "custom16" through "custom24":
\$\_TARGETNAME expose\_custom 16-24

# Expose one RISC-V custom register with number 0xc020 (0xc000 + 32) under # user-defined name "custom\_myregister": \$\_TARGETNAME expose\_custom 32=myregister

#### riscv info

[Command]

Displays some information OpenOCD detected about the target.

#### riscv reset\_delays [wait]

[Command]

OpenOCD learns how many Run-Test/Idle cycles are required between scans to avoid encountering the target being busy. This command resets those learned values after 'wait' scans. It's only useful for testing OpenOCD itself. riscv set\_command\_timeout\_sec [seconds] [Command] Set the wall-clock timeout (in seconds) for individual commands. The default should work fine for all but the slowest targets (eg. simulators).

riscv set\_reset\_timeout\_sec [seconds] [Command] Set the maximum time to wait for a hart to come out of reset after reset is deasserted.

riscv set\_mem\_access method1 [method2] [method3] [Command]
Specify which RISC-V memory access method(s) shall be used, and in which order of
priority. At least one method must be specified.

Available methods are:

- progbuf Use RISC-V Debug Program Buffer to access memory.
- sysbus Access memory via RISC-V Debug System Bus interface.
- abstract Access memory via RISC-V Debug abstract commands.

By default, all memory access methods are enabled in the following order: progbuf sysbus abstract.

This command can be used to change the memory access methods if the default behavior is not suitable for a particular target.

```
riscv set_enable_virtual on | off [Command]
When on, memory accesses are performed on physical or virtual memory depending
on the current system configuration. When off (default), all memory accesses are
performed on physical memory.
riscv set_enable_virt2phys on | off [Command]
```

When on (default), memory accesses are performed on physical or virtual memory depending on the current satp configuration. When off, all memory accesses are performed on physical memory.

```
riscv resume_order normal|reversed [Command]
Some software assumes all harts are executing nearly continuously. Such software
may be sensitive to the order that harts are resumed in. On harts that don't support
hasel, this option allows the user to choose the order the harts are resumed in. If you
are using this option, it's probably masking a race condition problem in your code.
Normal order is from lowest hart index to highest. This is the default behavior.
Reversed order is from highest hart index to lowest.
```

```
riscv set_ir (idcode|dtmcs|dmi) [value] [Command]
Set the IR value for the specified JTAG register. This is useful, for example, when
using the existing JTAG interface on a Xilinx FPGA by way of BSCANE2 primitives
that only permit a limited selection of IR values.
```

When utilizing version 0.11 of the RISC-V Debug Specification, dtmcs and dmi set the IR values for the DTMCONTROL and DBUS registers, respectively.

#### riscv smp [on|off]

Display, enable or disable SMP handling mode. This command is needed only if user wants to temporary **disable** SMP handling for an existing SMP group (see aarch64 smp for additional information). To define an SMP group the command target smp should be used.

### riscv smp\_gdb [core\_id]

Display/set the current core displayed in GDB. This is needed only if **riscv smp** was used.

#### riscv use\_bscan\_tunnel value

Enable or disable use of a BSCAN tunnel to reach the Debug Module. Supply the width of the DM transport TAP's instruction register to enable. Supply a value of 0 to disable.

This BSCAN tunnel interface is specific to SiFive IP. Anybody may implement it, but currently there is no good documentation on it. In a nutshell, this feature scans USER4 into a Xilinx TAP to select the tunnel device (assuming hardware is present and it is hooked up to the Xilinx USER4 IR) and encapsulates a tunneled scan directive into a DR scan into the Xilinx TAP. A tunneled DR scan consists of:

- 1. 1 bit that selects IR when 0, or DR when 1
- 2. 7 bits that encode the width of the desired tunneled scan
- 3. A width+1 stream of bits for the tunneled TDI. The plus one is because there is a one-clock skew between TDI of Xilinx chain and TDO from tunneled chain.
- 4. 3 bits of zero that the tunnel uses to go back to idle state.

### riscv set\_ebreakm on|off

Control dcsr.ebreakm. When on (default), M-mode ebreak instructions trap to OpenOCD. When off, they generate a breakpoint exception handled internally.

#### riscv set\_ebreaks on|off

Control dcsr.ebreaks. When on (default), S-mode ebreak instructions trap to OpenOCD. When off, they generate a breakpoint exception handled internally.

```
riscv set_ebreaku on|off
```

Control dcsr.ebreaku. When on (default), U-mode ebreak instructions trap to OpenOCD. When off, they generate a breakpoint exception handled internally.

### 16.11.4 RISC-V Authentication Commands

The following commands can be used to authenticate to a RISC-V system. Eg. a trivial challenge-response protocol could be implemented as follows in a configuration file, immediately following init:

set c	hallenge	[riscv	authda	ata_read]		
riscv	authdata	_write	[expr	{\$challenge	+	1}]

riscv au	thdata_read
----------	-------------

Return the 32-bit value read from authdata.

riscv authdata\_write value

Write the 32-bit value to authdata.

### 16.11.5 RISC-V DMI Commands

The following commands allow direct access to the Debug Module Interface, which can be used to interact with custom debug features.

[Command]

[Command]

[Command]

[Command]

[Command]

[Command]

riscv dmi_read address	[Command]		
Perform a 32-bit DMI read at address, returning the value.			
riscv dmi_write address value	[Command]		
Perform a 32-bit DMI write of value at address.			

## 16.12 ARC Architecture

Synopsys DesignWare ARC Processors are a family of 32-bit CPUs that SoC designers can optimize for a wide range of uses, from deeply embedded to high-performance host applications in a variety of market segments. See more at: http://www.synopsys.com/IP/ProcessorIP/ARCProcessors/Pages/default.aspx. OpenOCD currently supports ARC EM processors. There is a set ARC-specific OpenOCD commands that allow low-level access to the core and provide necessary support for ARC extensibility and configurability capabilities. ARC processors has much more configuration capabilities than most of the other processors and in addition there is an extension interface that allows SoC designers to add custom registers and instructions. For the OpenOCD that mostly means that set of core and AUX registers in target will vary and is not fixed for a particular processor model. To enable extensibility several Tcl commands are provided that allow to describe those optional registers in OpenOCD configuration files. Moreover those commands allow for a dynamic target features discovery.

### 16.12.1 General ARC commands

### arc add-reg configparams

[Config Command]

Add a new register to processor target. By default newly created register is marked as not existing. *configparams* must have following required arguments:

- -name name Name of a register.
- -num number Architectural register number: core register number or AUX register number.
- -feature XML\_feature Name of GDB XML target description feature.

configparams may have following optional arguments:

• -gdbnum number

GDB register number. It is recommended to not assign GDB register number manually, because there would be a risk that two register will have same number. When register GDB number is not set with this option, then register will get a previous register number + 1. This option is required only for those registers that must be at particular address expected by GDB.

• -core

This option specifies that register is a core registers. If not - this is an AUX register. AUX registers and core registers reside in different address spaces.

• -bcr

This options specifies that register is a BCR register. BCR means Build Configuration Registers - this is a special type of AUX registers that are read only and non-volatile, that is - they never change their value. Therefore OpenOCD never invalidates values of those registers in internal caches. Because BCR is a type of AUX registers, this option cannot be used with -core.

• -type type\_name

Name of type of this register. This can be either one of the basic GDB types, or a custom types described with arc add-reg-type-[flags|struct].

• -g

If specified then this is a "general" register. General registers are always read by OpenOCD on context save (when core has just been halted) and is always transferred to GDB client in a response to g-packet. Contrary to this, nongeneral registers are read and sent to GDB client on-demand. In general it is not recommended to apply this option to custom registers.

- arc add-reg-type-flags -name name flags... [Config Command] Adds new register type of "flags" class. "Flags" types can contain only one-bit fields. Each flag definition looks like -flag name bit-position.
- arc add-reg-type-struct -name name structs... [Config Command] Adds new register type of "struct" class. "Struct" types can contain either bit-fields or fields of other types, however at the moment only bit fields are supported. Structure bit field definition looks like -bitfield name startbit endbit.

arc get-reg-field *reg-name field-name* [Command] Returns value of bit-field in a register. Register must be "struct" register type, See [add-reg-type-struct], page 175. command definition.

arc set-reg-exists reg-names... [Command] Specify that some register exists. Any amount of names can be passed as an argument for a single command invocation.

### 16.12.2 ARC JTAG commands

- arc jtag set-aux-reg regnum value [Command] This command writes value to AUX register via its number. This command access register in target directly via JTAG, bypassing any OpenOCD internal caches, therefore it is unsafe to use if that register can be operated by other means.
- arc jtag set-core-reg regnum value [Command] This command is similar to arc jtag set-aux-reg but is for core registers.
- arc jtag get-aux-reg regnum [Command] This command returns the value storded in AUX register via its number. This commands access register in target directly via JTAG, bypassing any OpenOCD internal caches, therefore it is unsafe to use if that register can be operated by other means.

#### arc jtag get-core-reg regnum

This command is similar to arc jtag get-aux-reg but is for core registers.

## 16.13 STM8 Architecture

STM8 (http://st.com/stm8/) is a 8-bit microcontroller platform from STMicroelectronics, based on a proprietary 8-bit core architecture.

OpenOCD supports debugging STM8 through the STMicroelectronics debug protocol SWIM, see [SWIM], page 59.

## 16.14 Xtensa Architecture

Xtensa is a highly-customizable, user-extensible microprocessor and DSP architecture for complex embedded systems provided by Cadence Design Systems, Inc. See the Tensilica IP (https://www.cadence.com/en\_US/home/tools/ip/tensilica-ip.html) website for additional information and documentation.

OpenOCD supports generic Xtensa processor implementations which can be customized by providing a core-specific configuration file which describes every enabled Xtensa architecture option, e.g. number of address registers, exceptions, reduced size instructions support, memory banks configuration etc. OpenOCD also supports SMP configurations for Xtensa processors with any number of cores and allows configuring their debug interconnect (termed "break/stall networks"), which control how debug signals are distributed among cores. Xtensa "break networks" are compatible with ARM's Cross Trigger Interface (CTI). OpenOCD implements both generic Xtensa targets as well as several Espressif Xtensa-based chips from the ESP32 family (https://www.espressif.com/en/products/socs).

OCD sessions for Xtensa processor and DSP targets are accessed via the Xtensa Debug Module (XDM), which provides external connectivity either through a traditional JTAG interface or an ARM DAP interface. If used, the DAP interface can control Xtensa targets through JTAG or SWD probes.

## 16.14.1 Xtensa Core Configuration

Due to the high level of configurability in Xtensa cores, the Xtensa target configuration comprises two categories:

- 1. Base Xtensa support common to all core configurations, and
- 2. Core-specific support as configured for individual cores.

All common Xtensa support is built into the OpenOCD Xtensa target layer and is enabled through a combination of Tcl scripts: the target-specific target/xtensa.cfg and a board-specific board/xtensa-\*.cfg, similar to other target architectures.

Importantly, core-specific configuration information must be provided by the user, and takes the form of an **xtensa-core-XXX.cfg** Tcl script that defines the core's configurable features through a series of Xtensa configuration commands (detailed below).

This core-specific xtensa-core-XXX.cfg file is typically either:

- Located within the Xtensa core configuration build as src/config/xtensa-coreopenocd.cfg, or
- Generated by running the command xt-gdb --dump-oocd-config from the Xtensa processor tool-chain's command-line tools.

NOTE: **xtensa-core-XXX.cfg** must match the target Xtensa hardware connected to OpenOCD.

Some example Xtensa configurations are bundled with OpenOCD for reference:

- 1. Cadence Palladium VDebug emulation target. The user can combine their xtensa-core-XXX.cfg with the provided board/xtensa-palladium-vdebug.cfg to debug an emulated Xtensa RTL design.
- 2. NXP MIMXRT685-EVK evaluation kit. The relevant configuration files are:
  - board/xtensa-rt685-ext.cfg
  - target/xtensa-core-nxp\_rt600.cfg

Additional information is available by searching for "i.MX RT600 Evaluation Kit" on https://www.nxp.com.

### 16.14.2 Xtensa Configuration Commands

### xtensa xtdef (LX|NX)

[Config Command] Configure the Xtensa target architecture to LX or NX. Currently, Xtensa LX support is limited to LX6 and newer cores.

xtensa xtopt option value [Config Command] Configure Xtensa target options that are relevant to the debug subsystem. option is one of: arnum, windowed, cpenable, exceptions, intnum, hipriints, excmlevel, intlevels, debuglevel, ibreaknum, or dbreaknum. value is an integer with the exact range determined by each particular option.

NOTE: Some options are specific to Xtensa LX or Xtensa NX architecture, while others may be common to both but have different valid ranges.

xtensa xtmem (iram|dram|sram|irom|drom|srom) baseaddr [Config Command] bytes

Configure Xtensa target memory. Memory type determines access rights, where RAMs are read/write while ROMs are read-only. baseaddr and bytes are both integers, typically hexadecimal and decimal, respectively.

NOTE: Some Xtensa memory types, such as system RAM/ROM or MMIO/device regions, can be added or modified after the Xtensa core has been generated. Additional **xtensa xtmem** definitions should be manually added to xtensa-core-XXX.cfg to keep OpenOCD's target address map consistent with the Xtensa configuration.

xtensa xtmem (icache|dcache) linebytes cachebytes ways [Config Command] [writeback]

Configure Xtensa processor cache. All parameters are required except for the optional writeback parameter; all are integers.

- xtensa xtmpu numfgseg minsegsz lockable execonly [Config Command] Configure an Xtensa Memory Protection Unit (MPU). MPUs can restrict access and/or control cacheability of specific address ranges, but are lighter-weight than a full traditional MMU. All parameters are required; all are integers.
- xtensa xtmmu numirefillentries numdrefillentries [Config Command] (Xtensa-LX only) Configure an Xtensa Memory Management Unit (MMU). Both parameters are required; both are integers.

xtensa xtregs numregs [Config Command] Configure the total number of registers for the Xtensa core. Configuration logic expects to subsequently process this number of **xtensa xtreg** definitions. *numregs* is an integer.

xtensa xtregfmt (sparse|contiguous) [general] [Config Command] Configure the type of register map used by GDB to access the Xtensa core. Generic Xtensa tools (e.g. xt-gdb) require **sparse** mapping (default) while Espressif tools expect contiguous mapping. Contiguous mapping takes an additional, optional integer parameter numgregs, which specifies the number of general registers used in handling g/G packets.

### xtensa xtreg name offset

[Config Command] Configure an Xtensa core register. All core registers are 32 bits wide, while TIE and user registers may have variable widths. name is a character string identifier while offset is a hexadecimal integer.

## 16.14.3 Xtensa Operation Commands

### xtensa maskisr (on|off)

[Command] (Xtensa-LX only) Mask or unmask Xtensa interrupts during instruction step. When masked, an interrupt that occurs during a step operation is handled and its ISR is executed, with the user's debug session returning after potentially executing many instructions. When unmasked, a triggered interrupt will result in execution progressing the requested number of instructions into the relevant vector/ISR code.

### xtensa set\_permissive (0|1)

By default accessing memory beyond defined regions is forbidden. This commund controls memory access address check. When set to (1), skips access controls and address range check before read/write memory.

#### xtensa smpbreak [none|breakinout|runstall] | [BreakIn] [Command] [BreakOut] [RunStallIn] [DebugModeOut]

Configures debug signals connection ("break network") for currently selected core.

- none Core's "break/stall network" is disconnected. Core is not affected by any debug signal from other cores.
- breakinout Core's "break network" is fully connected (break inputs and outputs are enabled). Core will receive debug break signals from other cores and send such signals to them. For example when another core is stopped due to breakpoint hit this core will be stopped too and vice versa.
- runstall Core's "stall network" is fully connected (stall inputs and outputs are enabled). This feature is not well implemented and tested yet.
- BreakIn Core's "break-in" signal is enabled. Core will receive debug break signals from other cores. For example when another core is stopped due to breakpoint hit this core will be stopped too.
- BreakOut Core's "break-out" signal is enabled. Core will send debug break signal to other cores. For example when this core is stopped due to breakpoint hit other cores with enabled break-in signals will be stopped too.

- RunStallIn Core's "runstall-in" signal is enabled. This feature is not well implemented and tested yet.
- DebugModeOut Core's "debugmode-out" signal is enabled. This feature is not well implemented and tested yet.
- xtensa exe <ascii-encoded hexadecimal instruction bytes> [Command] Execute one arbitrary instruction provided as an ascii string. The string represents an integer number of instruction bytes, thus its length must be even. The instruction can be of any width that is valid for the Xtensa core configuration.

```
xtensa dm (address) [value] [Command]
Read or write Xtensa Debug Module (DM) registers. address is required for both
reads and writes and is a 4-byte-aligned value typically between 0 and 0x3ffc. value
is specified only for write accesses.
```

### 16.14.4 Xtensa Performance Monitor Configuration

xtensa perfmon\_enable <counter\_id> <select> [mask] [kernelcnt] [Command]
 [tracelevel]

Enable and start performance counter.

- counter\_id Counter ID (0-1).
- select Selects performance metric to be counted by the counter, e.g. 0 CPU cycles, 2 retired instructions.
- mask Selects input subsets to be counted (counter will increment only once even if more than one condition corresponding to a mask bit occurs).
- kernelcnt 0 count events with "CINTLEVEL <= tracelevel", 1 count events with "CINTLEVEL > tracelevel".
- tracelevel Compares this value to "CINTLEVEL" when deciding whether to count.

xtensa perfmon\_dump (counter\_id) [Command] Dump performance counter value. If no argument specified, dumps all counters.

16.14.5 Xtensa Trace Configuration

xtensa tracestart [pc <pcval>/[<maskbitcount>]] [after <n> [Command] [ins|words]]

Set up and start a HW trace. Optionally set PC address range to trigger tracing stop when reached during program execution. This command also allows to specify the amount of data to capture after stop trigger activation.

- pcval PC value which will trigger trace data collection stop.
- maskbitcount PC value mask.
- n Maximum number of instructions/words to capture after trace stop trigger.

### xtensa tracestop

Stop current trace as started by the tracestart command.

### xtensa tracedump <outfile>

Dump trace memory to a file.

[Command]

## 16.15 Espressif Specific Commands

Starts application level tracing (https://docs.espressif.com/ projects/esp-idf/en/latest/esp32/api-guides/app\_trace.html# application-level-tracing-library). Data will be stored to specified destination. Available destinations are:

- file://<outfile> Save trace logs into file.
- tcp://<host>:<port> Send trace logs to tcp port on specified host. OpenOCD will act as a tcp client.
- con: Print trace logs to the stdout.

Other parameters will be same for each destination.

- poll\_period trace data polling period in ms.
- trace\_size maximum trace data size. Tracing will be stopped automatically when that amount is reached. Use "-1" to disable the limitation.
- **stop\_tmo** Data reception timeout in ms. Tracing will be stopped automatically when no data is received within that period.
- wait4halt if non-zero then wait for target to be halted before tracing start.
- **skip\_size** amount of tracing data to be skipped before writing it to destination.

#### esp apptrace (stop)

Stops tracing started with above command.

esp apptrace (status)

Requests ongoing tracing status.

esp apptrace (dump file://<outfile>) [Command]
Dumps tracing data from target buffer. It can be useful to dump the latest
data buffered on target for post-mortem analysis. For example when target
starts tracing automatically w/o OpenOCD command and keeps only the latest
data window which fit into the buffer. application level tracing (https://docs.
espressif.com/projects/esp-idf/en/latest/esp32/api-guides/app\_trace.
html#application-level-tracing-library). Data will be stored to specified
destination.

esp sysview (start file://<outfile1> [file://<outfile2>] [<poll\_period> [Command] [<trace\_size> [<stop\_tmo> [<wait4halt> [<skip\_size>]]]]])

Starts SEGGER SystemView (https://www.segger.com/products/ development-tools/systemview/) compatible tracing. Data will be stored to specified destination. For dual-core chips traces from every core will be saved to separate files. Resulting files can be open in "SEGGER SystemView" application. https://docs.espressif.com/projects/esp-idf/en/latest/esp32/ api-guides/app\_trace.html#openocd-systemview-tracing-command-options The meaning of the arguments is identical to esp apptrace start.

[Command]

<pre>esp sysview (stop)    Stops SystremView compatible tracing started with above command.    espressif.com/projects/esp-idf/en/latest/esp32/api-guides,    html#openocd-systemview-tracing-command-options</pre>	-
<pre>esp sysview (status)     Requests ongoing SystremView compatible tracing status. https     espressif.com/projects/esp-idf/en/latest/esp32/api-guides,     html#openocd-systemview-tracing-command-options</pre>	
<pre>esp sysview_mcore (start file://<outfile> [<poll_period>         [<trace_size> [<stop_tmo> [<wait4halt> [<skip_size>]]]])         This command is identical to esp sysview start, but uses Espr         extension to SEGGER SystemView (https://www.segger.         development-tools/systemview/) data format. Data will be stor         destination. Tracing data from all cores are saved in the same file.         the arguments is identical to esp sysview start.</skip_size></wait4halt></stop_tmo></trace_size></poll_period></outfile></pre>	com/products/ red to specified
esp sysview_mcore (stop) Stops Espressif multi-core SystremView tracing started with above co	[Command] ommand.

esp sysview\_mcore (status) Requests ongoing Espressif multi-core SystremView tracing status.

## 16.16 Software Debug Messages and Tracing

OpenOCD can process certain requests from target software, when the target uses appropriate libraries. The most powerful mechanism is semihosting, but there is also a lighter weight mechanism using only the DCC channel.

Currently target\_request debugmsgs is supported only for arm7\_9 and cortex\_m cores. These messages are received as part of target polling, so you need to have poll on active to receive them. They are intrusive in that they will affect program execution times. If that is a problem, see [ARM Hardware Tracing], page 148.

See libdcc in the contrib dir for more details. In addition to sending strings, characters, and arrays of various size integers from the target, libdcc also exports a software trace point mechanism. The target being debugged may issue trace messages which include a 24-bit trace point number. Trace point support includes two distinct mechanisms, each supported by a command:

• *History* ... A circular buffer of trace points can be set up, and then displayed at any time. This tracks where code has been, which can be invaluable in finding out how some fault was triggered.

The buffer may overflow, since it collects records continuously. It may be useful to use some of the 24 bits to represent a particular event, and other bits to hold data.

• *Counting* ... An array of counters can be set up, and then displayed at any time. This can help establish code coverage and identify hot spots.

The array of counters is directly indexed by the trace point number, so trace points with higher numbers are not counted.

Linux-ARM kernels have a "Kernel low-level debugging via EmbeddedICE DCC channel" option (CONFIG\_DEBUG\_ICEDCC, depends on CONFIG\_DEBUG\_LL) which uses this mechanism to deliver messages before a serial console can be activated. This is not the same format used by libdcc. Other software, such as the U-Boot boot loader, sometimes does the same thing.

target\_request debugmsgs [enable|disable|charmsg] [Command]
Displays current handling of target DCC message requests. These messages may be
sent to the debugger while the target is running. The optional enable and charmsg
parameters both enable the messages, while disable disables them.

With charmsg the DCC words each contain one character, as used by Linux with CONFIG\_DEBUG\_ICEDCC; otherwise the libdcc format is used.

#### trace history [clear|count]

With no parameter, displays all the trace points that have triggered in the order they triggered. With the parameter **clear**, erases all current trace history records. With a *count* parameter, allocates space for that many history records.

### trace point [clear|*identifier*]

With no parameter, displays all trace point identifiers and how many times they have been triggered. With the parameter **clear**, erases all current trace point counters. With a numeric *identifier* parameter, creates a new a trace point counter and associates it with that identifier.

*Important:* The identifier and the trace point number are not related except by this command. These trace point numbers always start at zero (from server startup, or after trace point clear) and count up from there.

[Command]

# 17 JTAG Commands

Most general purpose JTAG commands have been presented earlier. (See [JTAG Speed], page 59, Chapter 9 [Reset Configuration], page 61, and Chapter 10 [TAP Declaration], page 66.) Lower level JTAG commands, as presented here, may be needed to work with targets which require special attention during operations such as reset or initialization.

To use these commands you will need to understand some of the basics of JTAG, including:

- A JTAG scan chain consists of a sequence of individual TAP devices such as a CPUs.
- Control operations involve moving each TAP through the same standard state machine (in parallel) using their shared TMS and clock signals.
- Data transfer involves shifting data through the chain of instruction or data registers of each TAP, writing new register values while the reading previous ones.
- Data register sizes are a function of the instruction active in a given TAP, while instruction register sizes are fixed for each TAP. All TAPs support a BYPASS instruction with a single bit data register.
- The way OpenOCD differentiates between TAP devices is by shifting different instructions into (and out of) their instruction registers.

### 17.1 Low Level JTAG Commands

These commands are used by developers who need to access JTAG instruction or data registers, possibly controlling the order of TAP state transitions. If you're not debugging OpenOCD internals, or bringing up a new JTAG adapter or a new type of TAP device (like a CPU or JTAG router), you probably won't need to use these commands. In a debug session that doesn't use JTAG for its transport protocol, these commands are not available.

drscan tap [numbits value]+ [-endstate tap\_state] [Command] Loads the data register of tap with a series of bit fields that specify the entire register. Each field is numbits bits long with a numeric value (hexadecimal encouraged). The return value holds the original value of each of those fields.

For example, a 38 bit number might be specified as one field of 32 bits then one of 6 bits. For portability, never pass fields which are more than 32 bits long. Many OpenOCD implementations do not support 64-bit (or larger) integer values.

All TAPs other than *tap* must be in BYPASS mode. The single bit in their data registers does not matter.

When  $tap\_state$  is specified, the JTAG state machine is left in that state. For example DRPAUSE might be specified, so that more instructions can be issued before re-entering the RUN/IDLE state. If the end state is not specified, the RUN/IDLE state is entered.

**Warning:** OpenOCD does not record information about data register lengths, so *it is important that you get the bit field lengths right*. Remember that different JTAG instructions refer to different data registers, which may have different lengths. Moreover, those lengths may not be fixed; the SCAN\_N instruction can change the length of the register accessed by the INTEST instruction (by connecting a different scan chain).

### flush\_count

Returns the number of times the JTAG queue has been flushed. This may be used for performance tuning.

For example, flushing a queue over USB involves a minimum latency, often several milliseconds, which does not change with the amount of data which is written. You may be able to identify performance problems by finding tasks which waste bandwidth by flushing small transfers too often, instead of batching them into larger operations.

irscan [tap instruction]+ [-endstate tap\_state] [Command] For each tap listed, loads the instruction register with its associated numeric instruction. (The number of bits in that instruction may be displayed using the scan\_chain command.) For other TAPs, a BYPASS instruction is loaded.

When tap\_state is specified, the JTAG state machine is left in that state. For example IRPAUSE might be specified, so the data register can be loaded before re-entering the RUN/IDLE state. If the end state is not specified, the RUN/IDLE state is entered.

**Note:** OpenOCD currently supports only a single field for instruction register values, unlike data register values. For TAPs where the instruction register length is more than 32 bits, portable scripts currently must issue only BYPASS instructions.

pathmove start\_state [next\_state ...] [Command] Start by moving to *start\_state*, which must be one of the *stable* states. Unless it is the only state given, this will often be the current state, so that no TCK transitions are needed. Then, in a series of single state transitions (conforming to the JTAG state machine) shift to each *next\_state* in sequence, one per TCK cycle. The final state must also be stable.

### runtest num\_cycles

Move to the RUN/IDLE state, and execute at least num\_cycles of the JTAG clock (TCK). Instructions often need some time to execute before they take effect.

verify\_ircapture (enable|disable) [Command] Verify values captured during IRCAPTURE and returned during IR scans. Default is enabled, but this can be overridden by verify\_jtag. This flag is ignored when validating JTAG chain configuration.

### verify\_jtag (enable|disable)

[Command] Enables verification of DR and IR scans, to help detect programming errors. For IR scans, verify\_ircapture must also be enabled. Default is enabled.

## 17.2 TAP state names

The tap\_state names used by OpenOCD in the drscan, irscan, and pathmove commands are the same as those used in SVF boundary scan documents, except that SVF uses IDLE instead of RUN/IDLE.

- **RESET** ... stable (with TMS high); acts as if TRST were pulsed
- **RUN/IDLE** ... stable; don't assume this always means IDLE
- DRSELECT

[Command]

- DRCAPTURE
- **DRSHIFT** ... *stable*; TDI/TDO shifting through the data register
- DREXIT1
- **DRPAUSE** ... *stable*; data register ready for update or more shifting
- DREXIT2
- DRUPDATE
- IRSELECT
- IRCAPTURE
- **IRSHIFT** ... *stable*; TDI/TDO shifting through the instruction register
- IREXIT1
- IRPAUSE ... stable; instruction register ready for update or more shifting
- IREXIT2
- IRUPDATE

Note that only six of those states are fully "stable" in the face of TMS fixed (low except for RESET) and a free-running JTAG clock. For all the others, the next TCK transition changes to a new state.

- From DRSHIFT and IRSHIFT, clock transitions will produce side effects by changing register contents. The values to be latched in upcoming DRUPDATE or IRUPDATE states may not be as expected.
- RUN/IDLE, DRPAUSE, and IRPAUSE are reasonable choices after drscan or irscan commands, since they are free of JTAG side effects.
- RUN/IDLE may have side effects that appear at non-JTAG levels, such as advancing the ARM9E-S instruction pipeline. Consult the documentation for the TAP(s) you are working with.

# 18 Boundary Scan Commands

One of the original purposes of JTAG was to support boundary scan based hardware testing. Although its primary focus is to support On-Chip Debugging, OpenOCD also includes some boundary scan commands.

## 18.1 SVF: Serial Vector Format

The Serial Vector Format, better known as *SVF*, is a way to represent JTAG test patterns in text files. In a debug session using JTAG for its transport protocol, OpenOCD supports running such test files.

This issues a JTAG reset (Test-Logic-Reset) and then runs the SVF script from filename.

Arguments can be specified in any order; the optional dash doesn't affect their semantics.

Command options:

- tap tapname ignore IR and DR headers and footers specified by the SVF file with HIR, TIR, HDR and TDR commands; instead, calculate them automatically according to the current JTAG chain configuration, targeting tapname;
- -quiet do not log every command before execution;
- -nil "dry run", i.e., do not perform any operations on the real interface;
- - **progress** enable progress indication;
- -ignore\_error continue execution despite TDO check errors.
- noreset omit JTAG reset (Test-Logic-Reset) before executing content of the SVF file;
- addcycles cyclecount inject cyclecount number of additional TCLK cycles after each SDR scan instruction;

## 18.2 XSVF: Xilinx Serial Vector Format

The Xilinx Serial Vector Format, better known as *XSVF*, is a binary representation of SVF which is optimized for use with Xilinx devices. In a debug session using JTAG for its transport protocol, OpenOCD supports running such test files.

Important: Not all XSVF commands are supported.

xsvf (tapname|plain) filename [virt2] [quiet] [Command] This issues a JTAG reset (Test-Logic-Reset) and then runs the XSVF script from filename. When a tapname is specified, the commands are directed at that TAP. When virt2 is specified, the XRUNTEST command counts are interpreted as TCK cycles instead of microseconds. Unless the quiet option is specified, messages are logged for comments and some retries. The OpenOCD sources also include two utility scripts for working with XSVF; they are not currently installed after building the software. You may find them useful:

- *svf2xsvf* ... converts SVF files into the extended XSVF syntax understood by the **xsvf** command; see notes below.
- *xsvfdump* ... converts XSVF files into a text output format; understands the OpenOCD extensions.

The input format accepts a handful of non-standard extensions. These include three opcodes corresponding to SVF extensions from Lattice Semiconductor (LCOUNT, LDELAY, LDSR), and two opcodes supporting a more accurate translation of SVF (XTRST, XWAIT-STATE). If *xsvfdump* shows a file is using those opcodes, it probably will not be usable with other XSVF tools.

## 18.3 IPDBG: JTAG-Host server

IPDBG is a set of tools to debug IP-Cores. It comprises, among others, a logic analyzer and an arbitrary waveform generator. These are synthesize-able hardware descriptions of logic circuits in addition to software for control, visualization and further analysis. In a session using JTAG for its transport protocol, OpenOCD supports the function of a JTAG-Host. The JTAG-Host is needed to connect the circuit over JTAG to the control-software. The JTAG-Hub is the circuit which transfers the data from JTAG to the different tools connected to the Hub. Hub implementations for most major FPGA vendors/families are provided. For more details see http://ipdbg.org.

```
ipdbg create-hub hub_name -tap tapname -ir ir_value [Command]
[dr_length] [-vir [vir_value [length [instr_code]]]]
```

```
ipdbg create-hub hub_name -pld pld_name [user] [-vir [Command]
[vir_value [length [instr_code]]]]
```

Creates a IPDBG JTAG Hub. The created hub is later used to start, stop and configure IPDBG JTAG Host servers. The first argument *hub\_name* is the name of the created hub. It can be used later as a reference.

The pld drivers are able to provide the tap and ir\_value for the IPDBG JTAG-Host server. This will be used with the second variant with option -pld.

Command options:

- hub\_name the name of the IPDBG hub. This name is also used to create the object's command, referred to here as **hub\_name**, and in other places where the Hub needs to be identified.
- -tap tapname targeting the TAP tapname.
- -ir ir\_value states that the JTAG hub is reachable with dr-scans while the JTAG instruction register has the value *ir\_value*. Also known as USERx instructions. The optional *dr\_length* is the length of the dr. Current JTAG-Hub implementation only supports dr\_length=13, which is also the default value.
- -vir [vir\_value [length [instr\_code]]] To support more Hubs than USER registers in a single FPGA it is possible to use a mechanism known as virtual-ir where the user data-register is reachable if there is a specific value in a second dr. This second dr is called vir (virtual ir). With this parameter given, the IPDBG

satisfies this condition prior an access to the IPDBG-Hub. The value shifted into the vir is given by the first parameter  $vir_value$  (default: 0x11). The second parameter *length* is the length of the vir data register (default: 5). With the *instr\_code* (default: 0x00e) parameter the ir value to shift data through vir can be configured.

• -pld pld\_name [user] The defined driver for the pld pld\_name is used to get the tap and user instruction. The pld devices names can be shown by the command pld devices. With [user] one can select a different USERx-Instruction. If the IPDBG JTAG-Hub is used without modification the default value of 1 which selects the first USERx instruction is adequate. The USERx instructions are vendor specific and don't change between families of the same vendor. So if there's a pld driver for your vendor it should work with your FPGA even when the driver is not compatible with your device for the remaining features. If your device/vendor is not supported you have to use the first variant.

```
$hub_name ipdbg start -tool number -port number [Command]
Starts a IPDBG JTAG-Host server. The remaining arguments can be specified in any
order.
```

Command options:

- -port number tcp port number where the JTAG-Host will listen. The default is 4242 which is used when the option is not given.
- -tool number number of the tool/feature. These corresponds to the ports "data\_(up/down)\_(0..6)" at the JtagHub. The default is 1 which is used when the option is not given.

### \$hub\_name ipdbg stop -tool number

[Command]

Stops a IPDBG JTAG-Host server. Command options:

• -tool number number of the tool/feature. These corresponds to the ports "data\_(up/down)\_(0..6)" at the JtagHub. The default is 1 which is used when the option is not given.

Examples:

ipdbg create-hub xc6s.ipdbghub -tap xc6s.tap -hub 0x02 xc6s.ipdbghub ipdbg start -port 4242 -tool 4

Creates a IPDBG Hub and starts a server listening on tcp-port 4242 which connects to tool 4. The connection is through the TAP of a Xilinx Spartan 6 on USER1 instruction (tested with a papillion pro board).

ipdbg create-hub max10m50.ipdbghub -tap max10m50.tap -hub 0x00C -vir max10m50.ipdbghub ipdbg start -tool 1 -port 60000

Starts a server listening on tcp-port 60000 which connects to tool 1 (data\_up\_1/data\_down\_1). The connection is through the TAP of a Intel MAX10 virtual jtag component (sld\_instance\_index is 0; sld\_ir\_width is smaller than 5).

```
ipdbg create-hub xc7.ipdbghub -pld xc7.pld
xc7.ipdbghub ipdbg start -port 5555 -tool 0
```

Starts a server listening on tcp-port 5555 which connects to tool 0 (data\_up\_0/data\_down\_0). The TAP and ir value used to reach the JTAG Hub is given by the pld driver.

### \$hub\_name queuing -size size

[Command]

Configure the queuing between IPDBG JTAG-Host and Hub. The maximum possible queue size is 1024 which is also the default.

• -size *size* max number of transfers in the queue.

bitbang.ibdbghub queuing -size 32

Send a maximum of 32 transfers to the queue before executing them.

# 19 Utility Commands

## 19.1 RAM testing

There is often a need to stress-test random access memory (RAM) for errors. OpenOCD comes with a Tcl implementation of well-known memory testing procedures allowing the detection of all sorts of issues with electrical wiring, defective chips, PCB layout and other common hardware problems.

To use them, you usually need to initialise your RAM controller first; consult your SoC's documentation to get the recommended list of register operations and translate them to the corresponding mww/mwb commands.

Load the memory testing functions with

source [find tools/memtest.tcl]

to get access to the following facilities:

### memTestDataBus address

Test the data bus wiring in a memory region by performing a walking 1's test at a fixed address within that region.

memTestAddressBus baseaddress size [Command] Perform a walking 1's test on the relevant bits of the address and check for aliasing. This test will find single-bit address failures such as stuck-high, stuck-low, and shorted pins.

memTestDevice baseaddress size [Command] Test the integrity of a physical memory device by performing an increment/decrement test over the entire region. In the process every storage bit in the device is tested as zero and as one.

runAllMemTests baseaddress size

Run all of the above tests over a specified memory region.

## 19.2 Firmware recovery helpers

OpenOCD includes an easy-to-use script to facilitate mass-market devices recovery with JTAG.

For guickstart instructions run:

openocd -f tools/firmware-recovery.tcl -c firmware\_help

[Command]

# 20 GDB and OpenOCD

OpenOCD complies with the remote gdbserver protocol and, as such, can be used to debug remote targets. Setting up GDB to work with OpenOCD can involve several components:

- The OpenOCD server support for GDB may need to be configured. See [GDB Configuration], page 34.
- GDB's support for OpenOCD may need configuration, as shown in this chapter.
- If you have a GUI environment like Eclipse, that also will probably need to be configured.

Of course, the version of GDB you use will need to be one which has been built to know about the target CPU you're using. It's probably part of the tool chain you're using. For example, if you are doing cross-development for ARM on an x86 PC, instead of using the native x86 gdb command you might use arm-none-eabi-gdb if that's the tool chain used to compile your code.

## 20.1 Connecting to GDB

Use GDB 6.7 or newer with OpenOCD if you run into trouble. For instance GDB 6.3 has a known bug that produces bogus memory access errors, which has since been fixed; see http://osdir.com/ml/gdb.bugs.discuss/2004-12/msg00018.html

OpenOCD can communicate with GDB in two ways:

1. A socket (TCP/IP) connection is typically started as follows:

target extended-remote localhost:3333

This would cause GDB to connect to the gdbserver on the local pc using port 3333.

The extended remote protocol is a super-set of the remote protocol and should be the preferred choice. More details are available in GDB documentation https:// sourceware.org/gdb/onlinedocs/gdb/Connecting.html

To speed-up typing, any GDB command can be abbreviated, including the extended remote command above that becomes:

tar ext :3333

**Note:** If any backward compatibility issue requires using the old remote protocol in place of the extended remote one, the former protocol is still available through the command:

target remote localhost:3333

2. A pipe connection is typically started as follows:

```
target extended-remote | \
```

openocd -c "gdb port pipe; log\_output openocd.log"

This would cause GDB to run OpenOCD and communicate using pipes (stdin/stdout). Using this method has the advantage of GDB starting/stopping OpenOCD for the debug session. log\_output sends the log output to a file to ensure that the pipe is not saturated when using higher debug level outputs.

To list the available OpenOCD commands type monitor help on the GDB command line.

## 20.2 Sample GDB session startup

With the remote protocol, GDB sessions start a little differently than they do when you're debugging locally. Here's an example showing how to start a debug session with a small ARM program. In this case the program was linked to be loaded into SRAM on a Cortex-M3. Most programs would be written into flash (address 0) and run from there.

```
$ arm-none-eabi-gdb example.elf
(gdb) target extended-remote localhost:3333
Remote debugging using localhost:3333
...
(gdb) monitor reset halt
...
(gdb) load
Loading section .vectors, size 0x100 lma 0x20000000
Loading section .text, size 0x5a0 lma 0x20000100
Loading section .data, size 0x18 lma 0x200006a0
Start address 0x2000061c, load size 1720
Transfer rate: 22 KB/sec, 573 bytes/write.
(gdb) continue
Continuing.
...
```

You could then interrupt the GDB session to make the program break, type where to show the stack, list to show the code around the program counter, step through code, set breakpoints or watchpoints, and so on.

## 20.3 Configuring GDB for OpenOCD

OpenOCD supports the gdb qSupported packet, this enables information to be sent by the GDB remote server (i.e. OpenOCD) to GDB. Typical information includes packet size and the device's memory map. You do not need to configure the packet size by hand, and the relevant parts of the memory map should be automatically set up when you declare (NOR) flash banks.

However, there are other things which GDB can't currently query. You may need to set those up by hand. As OpenOCD starts up, you will often see a line reporting something like:

Info : lm3s.cpu: hardware has 6 breakpoints, 4 watchpoints

You can pass that information to GDB with these commands:

```
set remote hardware-breakpoint-limit 6
set remote hardware-watchpoint-limit 4
```

With that particular hardware (Cortex-M3) the hardware breakpoints only work for code running from flash memory. Most other ARM systems do not have such restrictions.

Rather than typing such commands interactively, you may prefer to save them in a file and have GDB execute them as it starts, perhaps using a .gdbinit in your project directory or starting GDB using gdb -x filename.

# 20.4 Programming using GDB

By default the target memory map is sent to GDB. This can be disabled by the following OpenOCD configuration option:

gdb memory\_map disable

For this to function correctly a valid flash configuration must also be set in OpenOCD. For faster performance you should also configure a valid working area.

Informing GDB of the memory map of the target will enable GDB to protect any flash areas of the target and use hardware breakpoints by default. This means that the OpenOCD option gdb breakpoint\_override is not required when using a memory map. See [gdb breakpoint\_override], page 34.

To view the configured memory map in GDB, use the GDB command info mem. All other unassigned addresses within GDB are treated as RAM.

GDB 6.8 and higher set any memory area not in the memory map as inaccessible. This can be changed to the old behaviour by using the following GDB command

```
set mem inaccessible-by-default off
```

If gdb flash\_program enable is also used, GDB will be able to program any flash memory using the vFlash interface.

GDB will look at the target memory map when a load command is given, if any areas to be programmed lie within the target flash area the vFlash packets will be used.

If the target needs configuring before GDB programming, set target event gdb-flash-erase-start:

```
$_TARGETNAME configure -event gdb-flash-erase-start BODY
```

See [Target Events], page 83, for other GDB programming related events.

To verify any flash programming the GDB command compare-sections can be used.

## 20.5 Using GDB as a non-intrusive memory inspector

If your project controls more than a blinking LED, let's say a heavy industrial robot or an experimental nuclear reactor, stopping the controlling process just because you want to attach GDB is not a good option.

OpenOCD does not support GDB non-stop mode (might be implemented in the future). Though there is a possible setup where the target does not get stopped and GDB treats it as it were running. If the target supports background access to memory while it is running, you can use GDB in this mode to inspect memory (mainly global variables) without any intrusion of the target process.

Remove default setting of gdb-attach event. See [Target Events], page 83. Place following command after target configuration:

```
$_TARGETNAME configure -event gdb-attach {}
```

If any of installed flash banks does not support probe on running target, switch off gdb memory\_map:

```
gdb memory_map disable
```

Ensure GDB is configured without interrupt-on-connect. Some GDB versions set it by default, some does not.

set remote interrupt-on-connect off

If you switched gdb memory\_map off, you may want to setup GDB memory map manually or issue set mem inaccessible-by-default off

Now you can issue GDB command target extended-remote ... and inspect memory of a running target. Do not use GDB commands continue, step or next as they synchronize GDB with your target and GDB would require stopping the target to get the prompt back.

Do not use this mode under an IDE like Eclipse as it caches values of previously shown variables.

It's also possible to connect more than one GDB to the same target by the target's configuration option -gdb-max-connections. This allows, for example, one GDB to run a script that continuously polls a set of variables while other GDB can be used interactively. Be extremely careful in this case, because the two GDB can easily get out-of-sync.

## 20.6 RTOS Support

OpenOCD includes RTOS support, this will however need enabling as it defaults to disabled. It can be enabled by passing -rtos arg to the target. See [RTOS Type], page 79.

See Section "Debugging Programs with Multiple Threads" in *GDB manual*, for details about relevant GDB commands.

An example setup is below:

\$\_TARGETNAME configure -rtos auto

This will attempt to auto detect the RTOS within your application.

Currently supported rtos's include:

- eCos
- ThreadX
- FreeRTOS
- linux
- ChibiOS
- embKernel
- mqx
- uCOS-III
- nuttx
- RIOT
- hwthread (This is not an actual RTOS. See [Using OpenOCD SMP with GDB], page 195.)
- Zephyr
- rtkernel

At any time, it's possible to drop the selected RTOS using:

\$\_TARGETNAME configure -rtos none

Before an RTOS can be detected, it must export certain symbols; otherwise, it cannot be used by OpenOCD. Below is a list of the required symbols for each supported RTOS.

#### eCos symbols

Cyg\_Thread::thread\_list, Cyg\_Scheduler\_Base::current\_thread.

#### ThreadX symbols

\_tx\_thread\_current\_ptr, \_tx\_thread\_created\_ptr, \_tx\_thread\_created\_count.

### FreeRTOS symbols

pxCurrentTCB, pxReadyTasksLists, xDelayedTaskList1, xDelayedTaskList2, pxDelayedTaskList, pxOverflowDelayedTaskList, xPendingReadyList, uxCurrentNumberOfTasks, uxTopUsedPriority, xSchedulerRunning.

#### linux symbols

 $init_{task}$ .

#### ChibiOS symbols

rlist, ch\_debug, chSysInit.

#### embKernel symbols

Rtos::sCurrentTask, Rtos::sListReady, Rtos::sListSleep, Rtos::sListSuspended, Rtos::sMaxPriorities, Rtos::sCurrentTaskCount.

#### mqx symbols

\_mqx\_kernel\_data, MQX\_init\_struct.

#### uC/OS-III symbols

OSRunning, OSTCBCurPtr, OSTaskDbgListPtr, OSTaskQty.

#### nuttx symbols

g\_readytorun, g\_tasklisttable.

#### RIOT symbols

sched\_threads, sched\_num\_threads, sched\_active\_pid, max\_threads, \_tcb\_name\_offset.

#### Zephyr symbols

\_kernel, \_kernel\_openocd\_offsets, \_kernel\_openocd\_size\_t\_size

#### rtkernel symbols

Multiple struct offsets.

For most RTOS supported the above symbols will be exported by default. However for some, eg. FreeRTOS, uC/OS-III and Zephyr, extra steps must be taken.

Zephyr must be compiled with the DEBUG\_THREAD\_INFO option. This will generate some symbols with information needed in order to build the list of threads.

FreeRTOS and uC/OS-III RTOSes may require additional OpenOCD-specific file to be linked along with the project:

FreeRTOS contrib/rtos-helpers/FreeRTOS-openocd.c

uC/OS-III

contrib/rtos-helpers/uCOS-III-openocd.c

## 20.7 Using OpenOCD SMP with GDB

OpenOCD includes a pseudo RTOS called *hwthread* that presents CPU cores ("hardware threads") in an SMP system as threads to GDB. With this extension, GDB can be used to inspect the state of an SMP system in a natural way. After halting the system, using the GDB command **info threads** will list the context of each active CPU core in the system. GDB's **thread** command can be used to switch the view to a different CPU core. The **step** and **stepi** commands can be used to step a specific core while other cores are free-running or remain halted, depending on the scheduler-locking mode configured in GDB.

# 21 Tcl Scripting API

### 21.1 API rules

Tcl commands are stateless; e.g. the telnet command has a concept of currently active target, the Tcl API proc's take this sort of state information as an argument to each proc.

There are three main types of return values: single value, name value pair list and lists.

Name value pair. The proc 'foo' below returns a name/value pair list.

> set foo(me) Duane > set foo(you) Oyvind > set foo(mouse) Micky > set foo(duck) Donald

If one does this:

> set foo

The result is:

me Duane you Oyvind mouse Micky duck Donald

Thus, to get the names of the associative array is easy:

}

Lists returned should be relatively small. Otherwise, a range should be passed in to the proc in question.

## 21.2 Internal low-level Commands

By "low-level", we mean commands that a human would typically not invoke directly.

• flash banks <driver> <base> <size> <chip\_width> <bus\_width> <target> [driver options ...]

Return information about the flash banks

• capture <command>

Run *<command>* and return full log output that was produced during its execution together with the command output. Example:

> capture "reset init"

OpenOCD commands can consist of two words, e.g. "flash banks". The startup.tcl "unknown" proc will translate this into a Tcl proc called "flash\_banks".

### 21.3 Tcl RPC server

OpenOCD provides a simple RPC server that allows to run arbitrary Tcl commands and receive the results.

To access it, your application needs to connect to a configured TCP port (see tcl port). Then it can pass any string to the interpreter terminating it with 0x1a and wait for the return value (it will be terminated with 0x1a as well). This can be repeated as many times as desired without reopening the connection.

It is not needed anymore to prefix the OpenOCD commands with ocd\_ to get the results back. But sometimes you might need the capture command.

See contrib/rpc\_examples/ for specific client implementations.

## 21.4 Tcl RPC server notifications

Notifications are sent asynchronously to other commands being executed over the RPC server, so the port must be polled continuously.

Target event, state and reset notifications are emitted as Tcl associative arrays in the following format.

type target\_event event [event-name] type target\_state state [state-name] type target\_reset mode [reset-mode]

```
tcl notifications [on/off]
```

[Command]

Toggle output of target notifications to the current Tcl RPC server. Only available from the Tcl RPC server. Defaults to off.

### 21.5 Tcl RPC server trace output

Trace data is sent asynchronously to other commands being executed over the RPC server, so the port must be polled continuously.

Target trace data is emitted as a Tcl associative array in the following format.

type target\_trace data [trace-data-hex-encoded]

tcl trace [on/off]

[Command] Toggle output of target trace data to the current Tcl RPC server. Only available from the Tcl RPC server. Defaults to off.

See example application here: https://github.com/apmorton/ an OpenOcdTraceUtil [OpenOcdTraceUtil]

# 22 FAQ

### 1. RTCK, also known as: Adaptive Clocking - What is it?

In digital circuit design it is often referred to as "clock synchronisation" the JTAG interface uses one clock (TCK or TCLK) operating at some speed, your CPU target is operating at another. The two clocks are not synchronised, they are "asynchronous"

In order for the two to work together they must be synchronised well enough to work; JTAG can't go ten times faster than the CPU, for example. There are 2 basic options:

- 1. Use a special "adaptive clocking" circuit to change the JTAG clock rate to match what the CPU currently supports.
- 2. The JTAG clock must be fixed at some speed that's enough slower than the CPU clock that all TMS and TDI transitions can be detected.

**Does this really matter?** For some chips and some situations, this is a non-issue, like a 500MHz ARM926 with a 5 MHz JTAG link; the CPU has no difficulty keeping up with JTAG. Startup sequences are often problematic though, as are other situations where the CPU clock rate changes (perhaps to save power).

For example, Atmel AT91SAM chips start operation from reset with a 32kHz system clock. Boot firmware may activate the main oscillator and PLL before switching to a faster clock (perhaps that 500 MHz ARM926 scenario). If you're using JTAG to debug that startup sequence, you must slow the JTAG clock to sometimes 1 to 4kHz. After startup completes, JTAG can use a faster clock.

Consider also debugging a 500MHz ARM926 hand held battery powered device that enters a low power "deep sleep" mode, at 32kHz CPU clock, between keystrokes unless it has work to do. When would that 5 MHz JTAG clock be usable?

### Solution #1 - A special circuit

In order to make use of this, your CPU, board, and JTAG adapter must all support the RTCK feature. Not all of them support this; keep reading!

The RTCK ("Return TCK") signal in some ARM chips is used to help with this problem. ARM has a good description of the problem described at this link: http://www. arm.com/support/faqdev/4170.html [checked 28/nov/2008]. Link title: "How does the JTAG synchronisation logic work? / how does adaptive clocking work?".

The nice thing about adaptive clocking is that "battery powered hand held device example" - the adaptiveness works perfectly all the time. One can set a break point or halt the system in the deep power down code, slow step out until the system speeds up.

Note that adaptive clocking may also need to work at the board level, when a boardlevel scan chain has multiple chips. Parallel clock voting schemes are good way to implement this, both within and between chips, and can easily be implemented with a CPLD. It's not difficult to have logic fan a module's input TCK signal out to each TAP in the scan chain, and then wait until each TAP's RTCK comes back with the right polarity before changing the output RTCK signal. Texas Instruments makes some clock voting logic available for free (with no support) in VHDL form; see http:// tiexpressdsp.com/index.php/Adaptive\_Clocking

### Solution #2 - Always works - but may be slower

Often this is a perfectly acceptable solution.

In most simple terms: Often the JTAG clock must be 1/10 to 1/12 of the target clock speed. But what that "magic division" is varies depending on the chips on your board. **ARM rule of thumb** Most ARM based systems require an 6:1 division; ARM11 cores use an 8:1 division. **Xilinx rule of thumb** is 1/12 the clock speed.

Note: most full speed FT2232 based JTAG adapters are limited to a maximum of 6MHz. The ones using USB high speed chips (FT2232H) often support faster clock rates (and adaptive clocking).

You can still debug the 'low power' situations - you just need to either use a fixed and very slow JTAG clock rate ... or else manually adjust the clock speed at every step. (Adjusting is painful and tedious, and is not always practical.)

It is however easy to "code your way around it" - i.e.: Cheat a little, have a special debug mode in your application that does a "high power sleep". If you are careful - 98% of your problems can be debugged this way.

Note that on ARM you may need to avoid using the *wait for interrupt* operation in your idle loops even if you don't otherwise change the CPU clock rate. That operation gates the CPU clock, and thus the JTAG clock; which prevents JTAG access. One consequence is not being able to halt cores which are executing that *wait for interrupt* operation.

To set the JTAG frequency use the command:

```
# Example: 1.234MHz
adapter speed 1234
```

2. Win32 Pathnames Why don't backslashes work in Windows paths?

OpenOCD uses Tcl and a backslash is an escape char. Use  $\{ \mbox{ and } \}$  around Windows filenames.

```
> echo \a
> echo {\a}
\a
> echo "\a"
```

>

3. Missing: cygwin1.dll OpenOCD complains about a missing cygwin1.dll.

Make sure you have Cygwin installed, or at least a version of OpenOCD that claims to come with all the necessary DLLs. When using Cygwin, try launching OpenOCD from the Cygwin shell.

4. Breakpoint Issue I'm trying to set a breakpoint using GDB (or a front-end like Insight or Eclipse), but OpenOCD complains that "Info: arm7\_9\_common.c:213 arm7\_9\_add\_breakpoint(): sw breakpoint requested, but software breakpoints not enabled".

GDB issues software breakpoints when a normal breakpoint is requested, or to implement source-line single-stepping. On ARMv4T systems, like ARM7TDMI, ARM720T

or ARM920T, software breakpoints consume one of the two available hardware breakpoints.

5. LPC2000 Flash When erasing or writing LPC2000 on-chip flash, the operation fails at random.

Make sure the core frequency specified in the flash lpc2000 line matches the clock at the time you're programming the flash. If you've specified the crystal's frequency, make sure the PLL is disabled. If you've specified the full core speed (e.g. 60MHz), make sure the PLL is enabled.

6. Amontec Chameleon When debugging using an Amontec Chameleon in its JTAG Accelerator configuration, I keep getting "Error: amt\_jtagaccel.c:184 amt\_wait\_scan\_busy(): amt\_jtagaccel timed out while waiting for end of scan, rtck was disabled".

Make sure your PC's parallel port operates in EPP mode. You might have to try several settings in your PC BIOS (ECP, EPP, and different versions of those).

7. Data Aborts When debugging with OpenOCD and GDB (plain GDB, Insight, or Eclipse), I get lots of "Error: arm7\_9\_common.c:1771 arm7\_9\_read\_memory(): memory read caused data abort".

The errors are non-fatal, and are the result of GDB trying to trace stack frames beyond the last valid frame. It might be possible to prevent this by setting up a proper "initial" stack frame, if you happen to know what exactly has to be done, feel free to add this here.

**Simple:** In your startup code - push 8 registers of zeros onto the stack before calling main(). What GDB is doing is "climbing" the run time stack by reading various values on the stack using the standard call frame for the target. GDB keeps going - until one of 2 things happen #1 an invalid frame is found, or #2 some huge number of stackframes have been processed. By pushing zeros on the stack, GDB gracefully stops.

**Debugging Interrupt Service Routines** - In your ISR before you call your C code, do the same - artificially push some zeros onto the stack, remember to pop them off when the ISR is done.

Also note: If you have a multi-threaded operating system, they often do not in the interest of saving memory waste these few bytes. Painful...

8. JTAG Reset Config I get the following message in the OpenOCD console (or log file): "Warning: arm7\_9\_common.c:679 arm7\_9\_assert\_reset(): srst resets test logic, too".

This warning doesn't indicate any serious problem, as long as you don't want to debug your core right out of reset. Your .cfg file specified reset\_config trst\_and\_srst srst\_pulls\_trst to tell OpenOCD that either your board, your debugger or your target uC (e.g. LPC2000) can't assert the two reset signals independently. With this setup, it's not possible to halt the core right out of reset, everything else should work fine.

9. **USB Power** When using OpenOCD in conjunction with Amontec JTAGkey and the Yagarto toolchain (Eclipse, arm-elf-gcc, arm-elf-gdb), the debugging seems to be unstable. When single-stepping over large blocks of code, GDB and OpenOCD quit with an error message. Is there a stability issue with OpenOCD?

No, this is not a stability issue concerning OpenOCD. Most users have solved this issue by simply using a self-powered USB hub, which they connect their Amontec JTAGkey

to. Apparently, some computers do not provide a USB power supply stable enough for the Amontec JTAGkey to be operated.

### Laptops running on battery have this problem too...

10. **GDB Disconnects** When using the Amontec JTAGkey, sometimes OpenOCD crashes with the following error message: "Error: gdb\_server.c:101 gdb\_get\_char(): read: 10054". What does that mean and what might be the reason for this?

Error code 10054 corresponds to WSAECONNRESET, which means that the debugger (GDB) has closed the connection to OpenOCD. This might be a GDB issue.

11. LPC2000 Flash In the configuration file in the section where flash device configurations are described, there is a parameter for specifying the clock frequency for LPC2000 internal flash devices (e.g. flash bank \$\_FLASHNAME lpc2000 0x0 0x40000 0 0 \$\_TARGETNAME lpc2000\_v1 14746 calc\_checksum), which must be specified in kilohertz. However, I do have a quartz crystal of a frequency that contains fractions of kilohertz (e.g. 14,745,600 Hz, i.e. 14,745.600 kHz). Is it possible to specify real numbers for the clock frequency?

No. The clock frequency specified here must be given as an integral number. However, this clock frequency is used by the In-Application-Programming (IAP) routines of the LPC2000 family only, which seems to be very tolerant concerning the given clock frequency, so a slight difference between the specified clock frequency and the actual clock frequency will not cause any trouble.

12. **Command Order** Do I have to keep a specific order for the commands in the configuration file?

Well, yes and no. Commands can be given in arbitrary order, yet the devices listed for the JTAG scan chain must be given in the right order (jtag newdevice), with the device closest to the TDO-Pin being listed first. In general, whenever objects of the same type exist which require an index number, then these objects must be given in the right order (jtag newtap, targets and flash banks - a target references a jtag newtap and a flash bank references a target).

You can use the "scan\_chain" command to verify and display the tap order.

Also, some commands can't execute until after init has been processed. Such commands include nand probe and everything else that needs to write to controller registers, perhaps for setting up DRAM and loading it with code.

13. JTAG TAP Order Do I have to declare the TAPS in some particular order?

Yes; whenever you have more than one, you must declare them in the same order used by the hardware.

Many newer devices have multiple JTAG TAPs. For example: STMicroelectronics STM32 chips have two TAPs, a "boundary scan TAP" and "Cortex-M3" TAP. Example: The STM32 reference manual, Document ID: RM0008, Section 26.5, Figure 259, page 651/681, the "TDI" pin is connected to the boundary scan TAP, which then connects to the Cortex-M3 TAP, which then connects to the TDO pin.

Thus, the proper order for the STM32 chip is: (1) The Cortex-M3, then (2) The boundary scan TAP. If your board includes an additional JTAG chip in the scan chain (for example a Xilinx CPLD or FPGA) you could place it before or after the STM32 chip in the chain. For example:

- OpenOCD\_TDI(output) -> STM32 TDI Pin (BS Input)
- STM32 BS TDO (output) -> STM32 Cortex-M3 TDI (input)
- STM32 Cortex-M3 TDO (output) -> SM32 TDO Pin
- STM32 TDO Pin (output) -> Xilinx TDI Pin (input)
- Xilinx TDO Pin -> OpenOCD TDO (input)

The "jtag device" commands would thus be in the order shown below. Note:

- jtag newtap Xilinx tap -irlen ...
- jtag newtap stm32 cpu -irlen ...
- jtag newtap stm32 bs -irlen ...
- # Create the debug target and say where it is
- target create stm32.cpu -chain-position stm32.cpu ...
- 14. **SYSCOMP** Sometimes my debugging session terminates with an error. When I look into the log file, I can see these error messages: Error: arm7\_9\_common.c:561 arm7\_9\_execute\_sys\_speed(): timeout waiting for SYSCOMP TODO.

# 23 Tcl Crash Course

Not everyone knows Tcl - this is not intended to be a replacement for learning Tcl, the intent of this chapter is to give you some idea of how the Tcl scripts work.

This chapter is written with two audiences in mind. (1) OpenOCD users who need to understand a bit more of how Jim Tcl works so they can do something useful, and (2) those that want to add a new command to OpenOCD.

## 23.1 Tcl Rule #1

There is a famous joke, it goes like this:

- 1. Rule #1: The wife is always correct
- 2. Rule #2: If you think otherwise, See Rule #1

The Tcl equal is this:

- 1. Rule #1: Everything is a string
- 2. Rule #2: If you think otherwise, See Rule #1

As in the famous joke, the consequences of Rule #1 are profound. Once you understand Rule #1, you will understand Tcl.

### 23.2 Tcl Rule #1b

There is a second pair of rules.

- 1. Rule #1: Control flow does not exist. Only commands For example: the classic FOR loop or IF statement is not a control flow item, they are commands, there is no such thing as control flow in Tcl.
- 2. Rule #2: If you think otherwise, See Rule #1 Actually what happens is this: There are commands that by convention, act like control flow key words in other languages. One of those commands is the word "for", another command is "if".

## 23.3 Per Rule #1 - All Results are strings

Every Tcl command results in a string. The word "result" is used deliberately. No result is just an empty string. Remember: Rule #1 - Everything is a string

## 23.4 Tcl Quoting Operators

In life of a Tcl script, there are two important periods of time, the difference is subtle.

- 1. Parse Time
- 2. Evaluation Time

The two key items here are how "quoted things" work in Tcl. Tcl has three primary quoting constructs, the [square-brackets] the {curly-braces} and "double-quotes"

By now you should know \$VARIABLES always start with a \$DOLLAR sign. BTW: To set a variable, you actually use the command "set", as in "set VARNAME VALUE" much like the ancient BASIC language "let x = 1" statement, but without the equal sign.

### • [square-brackets]

[square-brackets] are command substitutions. It operates much like Unix Shell 'backticks'. The result of a [square-bracket] operation is exactly 1 string. *Remember Rule* #1 - *Everything is a string.* These two statements are roughly identical:

# bash example
X='date'
echo "The Date is: \$X"
# Tcl example
set X [date]
puts "The Date is: \$X"

## • "double-quoted-things"

"double-quoted-things" are just simply quoted text. VARIABLES and [square-brackets] are expanded in place - the result however is exactly 1 string. Remember Rule #1 - Everything is a string

set x "Dinner"
puts "It is now \"[date]\", \$x is in 1 hour"

### • {Curly-Braces}

{**Curly-Braces**} are magic: \$VARIABLES and [square-brackets] are parsed, but are NOT expanded or executed. {Curly-Braces} are like 'single-quote' operators in BASH shell scripts, with the added feature: {curly-braces} can be nested, single quotes can not. {{{this is nested 3 times}}} NOTE: [date] is a bad example; at this writing, Jim/OpenOCD does not have a date command.

## 23.5 Consequences of Rule 1/2/3/4

The consequences of Rule 1 are profound.

## 23.5.1 Tokenisation & Execution.

Of course, whitespace, blank lines and #comment lines are handled in the normal way.

As a script is parsed, each (multi) line in the script file is tokenised and according to the quoting rules. After tokenisation, that line is immediately executed.

Multi line statements end with one or more "still-open" {curly-braces} which - eventually - closes a few lines later.

## 23.5.2 Command Execution

Remember earlier: There are no "control flow" statements in Tcl. Instead there are COM-MANDS that simply act like control flow operators.

Commands are executed like this:

- 1. Parse the next line into (argc) and (argv[]).
- 2. Look up (argv[0]) in a table and call its function.
- 3. Repeat until End Of File.

It sort of works like this:

```
for(;;){
    ReadAndParse( &argc, &argv );
    cmdPtr = LookupCommand( argv[0] );
    (*cmdPtr->Execute)( argc, argv );
}
```

When the command "proc" is parsed (which creates a procedure function) it gets 3 parameters on the command line. **1** the name of the proc (function), **2** the list of parameters, and **3** the body of the function. Note the choice of words: LIST and BODY. The PROC command stores these items in a table somewhere so it can be found by "LookupCommand()"

## 23.5.3 The FOR command

The most interesting command to look at is the FOR command. In Tcl, the FOR command is normally implemented in C. Remember, FOR is a command just like any other command.

When the ascii text containing the FOR command is parsed, the parser produces 5 parameter strings, (If in doubt: Refer to Rule #1) they are:

- 0. The ascii text 'for'
- 1. The start text
- 2. The test expression
- 3. The next text
- 4. The body text

Sort of reminds you of "main( int argc, char \*\*argv )" does it not? Remember Rule #1 - *Everything is a string.* The key point is this: Often many of those parameters are in {curly-braces} - thus the variables inside are not expanded or replaced until later.

Remember that every Tcl command looks like the classic "main( argc, argv )" function in C. In Jim Tcl - they actually look like this:

Real Tcl is nearly identical. Although the newer versions have introduced a byte-code parser and interpreter, but at the core, it still operates in the same basic way.

## 23.5.4 FOR command implementation

To understand Tcl it is perhaps most helpful to see the FOR command. Remember, it is a COMMAND not a control flow structure.

In Tcl there are two underlying C helper functions.

Remember Rule #1 - You are a string.

The **first** helper parses and executes commands found in an ascii string. Commands can be separated by semicolons, or newlines. While parsing, variables are expanded via the quoting rules.

The second helper evaluates an ascii string as a numerical expression and returns a value.

Here is an example of how the **FOR** command could be implemented. The pseudo code below does not show error handling.

```
void Execute_AsciiString( void *interp, const char *string );
int Evaluate_AsciiExpression( void *interp, const char *string );
int
MyForCommand( void *interp,
              int argc,
              char **argv )
{
   if( argc != 5 ){
       SetResult( interp, "WRONG number of parameters");
       return ERROR;
   }
   // argv[0] = the ascii string just like C
  // Execute the start statement.
  Execute_AsciiString( interp, argv[1] );
  // Top of loop test
   for(;;){
        i = Evaluate_AsciiExpression(interp, argv[2]);
        if( i == 0 )
            break;
        // Execute the body
        Execute_AsciiString( interp, argv[3] );
        // Execute the LOOP part
        Execute_AsciiString( interp, argv[4] );
    }
    // Return no error
    SetResult( interp, "" );
    return SUCCESS;
}
```

Every other command IF, WHILE, FORMAT, PUTS, EXPR, everything works in the same basic way.

## 23.6 OpenOCD Tcl Usage

#### 23.6.1 source and find commands

Where: In many configuration files Example: source [find FILENAME] Remember the parsing rules

- 1. The find command is in square brackets, and is executed with the parameter FILE-NAME. It should find and return the full path to a file with that name; it uses an internal search path. The RESULT is a string, which is substituted into the command line in place of the bracketed find command. (Don't try to use a FILENAME which includes the "#" character. That character begins Tcl comments.)
- 2. The source command is executed with the resulting filename; it reads a file and executes as a script.

#### 23.6.2 format command

Where: Generally occurs in numerous places.

Tcl has no command like **printf()**, instead it has **format**, which is really more like **sprintf()**. **Example** 

```
set x 6
set y 7
puts [format "The answer: %d" [expr {$x * $y}]]
```

- 1. The SET command creates 2 variables, X and Y.
- 2. The double [nested] EXPR command performs math The EXPR command produces numerical result as a string. Refer to Rule #1
- 3. The format command is executed, producing a single string Refer to Rule #1.
- 4. The PUTS command outputs the text.

#### 23.6.3 Body or Inlined Text

Where: Various TARGET scripts.

The \$\_TARGETNAME is an OpenOCD variable convention.
 \$\_TARGETNAME represents the last target created, the value changes each time a

new target is created. Remember the parsing rules. When the ascii text is parsed, the **\$-TARGETNAME** becomes a simple string, the name of the target which happens to be a TARGET (object) command.

2. The 2nd parameter to the -event parameter is a TCBODY

There are 4 examples:

- 1. The TCLBODY is a simple string that happens to be a proc name
- 2. The TCLBODY is several simple commands separated by semicolons
- 3. The TCLBODY is a multi-line {curly-brace} quoted string
- 4. The TCLBODY is a string with variables that get expanded.

In the end, when the target event FOO occurs the TCLBODY is evaluated. Method #1 and #2 are functionally identical. For Method #3 and #4 it is more interesting. What is the TCLBODY?

Remember the parsing rules. In case #3, {curly-braces} mean the \$VARS and [squarebrackets] are expanded later, when the EVENT occurs, and the text is evaluated. In case #4, they are replaced before the "Target Object Command" is executed. This occurs at the same time \$\_TARGETNAME is replaced. In case #4 the date will never change. {BTW: [date] is a bad example; at this writing, Jim/OpenOCD does not have a date command}

#### 23.6.4 Global Variables

**Where:** You might discover this when writing your own procs In simple terms: Inside a PROC, if you need to access a global variable you must say so. See also "upvar". Example:

```
proc myproc { } {
    set y 0 #Local variable Y
    global x #Global variable X
    puts [format "X=%d, Y=%d" $x $y]
}
```

#### 23.7 Other Tcl Hacks

Dynamic variable creation

```
# Dynamically create a bunch of variables.
for { set x 0 } { $x < 32 } { set x [expr {$x + 1}]} {
    # Create var name
    set vn [format "BIT%d" $x]
    # Make it a global
    global $vn
    # Set it.
    set $vn [expr {1 << $x}]
}</pre>
```

Dynamic proc/command creation

# One "X" function - 5 uart functions. foreach who {A B C D E}

```
proc [format "show_uart%c" $who] { } "show_UARTx $who"
}
```

#### Appendix A The GNU Free Documentation License.

Version 1.2, November 2002

Copyright © 2000,2001,2002 Free Software Foundation, Inc. 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA

Everyone is permitted to copy and distribute verbatim copies of this license document, but changing it is not allowed.

#### 0. PREAMBLE

The purpose of this License is to make a manual, textbook, or other functional and useful document *free* in the sense of freedom: to assure everyone the effective freedom to copy and redistribute it, with or without modifying it, either commercially or noncommercially. Secondarily, this License preserves for the author and publisher a way to get credit for their work, while not being considered responsible for modifications made by others.

This License is a kind of "copyleft", which means that derivative works of the document must themselves be free in the same sense. It complements the GNU General Public License, which is a copyleft license designed for free software.

We have designed this License in order to use it for manuals for free software, because free software needs free documentation: a free program should come with manuals providing the same freedoms that the software does. But this License is not limited to software manuals; it can be used for any textual work, regardless of subject matter or whether it is published as a printed book. We recommend this License principally for works whose purpose is instruction or reference.

#### 1. APPLICABILITY AND DEFINITIONS

This License applies to any manual or other work, in any medium, that contains a notice placed by the copyright holder saying it can be distributed under the terms of this License. Such a notice grants a world-wide, royalty-free license, unlimited in duration, to use that work under the conditions stated herein. The "Document", below, refers to any such manual or work. Any member of the public is a licensee, and is addressed as "you". You accept the license if you copy, modify or distribute the work in a way requiring permission under copyright law.

A "Modified Version" of the Document means any work containing the Document or a portion of it, either copied verbatim, or with modifications and/or translated into another language.

A "Secondary Section" is a named appendix or a front-matter section of the Document that deals exclusively with the relationship of the publishers or authors of the Document to the Document's overall subject (or to related matters) and contains nothing that could fall directly within that overall subject. (Thus, if the Document is in part a textbook of mathematics, a Secondary Section may not explain any mathematics.) The relationship could be a matter of historical connection with the subject or with related matters, or of legal, commercial, philosophical, ethical or political position regarding them.

The "Invariant Sections" are certain Secondary Sections whose titles are designated, as being those of Invariant Sections, in the notice that says that the Document is released under this License. If a section does not fit the above definition of Secondary then it is not allowed to be designated as Invariant. The Document may contain zero Invariant Sections. If the Document does not identify any Invariant Sections then there are none.

The "Cover Texts" are certain short passages of text that are listed, as Front-Cover Texts or Back-Cover Texts, in the notice that says that the Document is released under this License. A Front-Cover Text may be at most 5 words, and a Back-Cover Text may be at most 25 words.

A "Transparent" copy of the Document means a machine-readable copy, represented in a format whose specification is available to the general public, that is suitable for revising the document straightforwardly with generic text editors or (for images composed of pixels) generic paint programs or (for drawings) some widely available drawing editor, and that is suitable for input to text formatters or for automatic translation to a variety of formats suitable for input to text formatters. A copy made in an otherwise Transparent file format whose markup, or absence of markup, has been arranged to thwart or discourage subsequent modification by readers is not Transparent. An image format is not Transparent if used for any substantial amount of text. A copy that is not "Transparent" is called "Opaque".

Examples of suitable formats for Transparent copies include plain ASCII without markup, Texinfo input format, LaTEX input format, SGML or XML using a publicly available DTD, and standard-conforming simple HTML, PostScript or PDF designed for human modification. Examples of transparent image formats include PNG, XCF and JPG. Opaque formats include proprietary formats that can be read and edited only by proprietary word processors, SGML or XML for which the DTD and/or processing tools are not generally available, and the machine-generated HTML, PostScript or PDF produced by some word processors for output purposes only.

The "Title Page" means, for a printed book, the title page itself, plus such following pages as are needed to hold, legibly, the material this License requires to appear in the title page. For works in formats which do not have any title page as such, "Title Page" means the text near the most prominent appearance of the work's title, preceding the beginning of the body of the text.

A section "Entitled XYZ" means a named subunit of the Document whose title either is precisely XYZ or contains XYZ in parentheses following text that translates XYZ in another language. (Here XYZ stands for a specific section name mentioned below, such as "Acknowledgements", "Dedications", "Endorsements", or "History".) To "Preserve the Title" of such a section when you modify the Document means that it remains a section "Entitled XYZ" according to this definition.

The Document may include Warranty Disclaimers next to the notice which states that this License applies to the Document. These Warranty Disclaimers are considered to be included by reference in this License, but only as regards disclaiming warranties: any other implication that these Warranty Disclaimers may have is void and has no effect on the meaning of this License.

#### 2. VERBATIM COPYING

You may copy and distribute the Document in any medium, either commercially or noncommercially, provided that this License, the copyright notices, and the license notice saying this License applies to the Document are reproduced in all copies, and that you add no other conditions whatsoever to those of this License. You may not use technical measures to obstruct or control the reading or further copying of the copies you make or distribute. However, you may accept compensation in exchange for copies. If you distribute a large enough number of copies you must also follow the conditions in section 3.

You may also lend copies, under the same conditions stated above, and you may publicly display copies.

#### 3. COPYING IN QUANTITY

If you publish printed copies (or copies in media that commonly have printed covers) of the Document, numbering more than 100, and the Document's license notice requires Cover Texts, you must enclose the copies in covers that carry, clearly and legibly, all these Cover Texts: Front-Cover Texts on the front cover, and Back-Cover Texts on the back cover. Both covers must also clearly and legibly identify you as the publisher of these copies. The front cover must present the full title with all words of the title equally prominent and visible. You may add other material on the covers in addition. Copying with changes limited to the covers, as long as they preserve the title of the Document and satisfy these conditions, can be treated as verbatim copying in other respects.

If the required texts for either cover are too voluminous to fit legibly, you should put the first ones listed (as many as fit reasonably) on the actual cover, and continue the rest onto adjacent pages.

If you publish or distribute Opaque copies of the Document numbering more than 100, you must either include a machine-readable Transparent copy along with each Opaque copy, or state in or with each Opaque copy a computer-network location from which the general network-using public has access to download using public-standard network protocols a complete Transparent copy of the Document, free of added material. If you use the latter option, you must take reasonably prudent steps, when you begin distribution of Opaque copies in quantity, to ensure that this Transparent copy will remain thus accessible at the stated location until at least one year after the last time you distribute an Opaque copy (directly or through your agents or retailers) of that edition to the public.

It is requested, but not required, that you contact the authors of the Document well before redistributing any large number of copies, to give them a chance to provide you with an updated version of the Document.

#### 4. MODIFICATIONS

You may copy and distribute a Modified Version of the Document under the conditions of sections 2 and 3 above, provided that you release the Modified Version under precisely this License, with the Modified Version filling the role of the Document, thus licensing distribution and modification of the Modified Version to whoever possesses a copy of it. In addition, you must do these things in the Modified Version:

A. Use in the Title Page (and on the covers, if any) a title distinct from that of the Document, and from those of previous versions (which should, if there were any, be listed in the History section of the Document). You may use the same title as a previous version if the original publisher of that version gives permission.

- B. List on the Title Page, as authors, one or more persons or entities responsible for authorship of the modifications in the Modified Version, together with at least five of the principal authors of the Document (all of its principal authors, if it has fewer than five), unless they release you from this requirement.
- C. State on the Title page the name of the publisher of the Modified Version, as the publisher.
- D. Preserve all the copyright notices of the Document.
- E. Add an appropriate copyright notice for your modifications adjacent to the other copyright notices.
- F. Include, immediately after the copyright notices, a license notice giving the public permission to use the Modified Version under the terms of this License, in the form shown in the Addendum below.
- G. Preserve in that license notice the full lists of Invariant Sections and required Cover Texts given in the Document's license notice.
- H. Include an unaltered copy of this License.
- I. Preserve the section Entitled "History", Preserve its Title, and add to it an item stating at least the title, year, new authors, and publisher of the Modified Version as given on the Title Page. If there is no section Entitled "History" in the Document, create one stating the title, year, authors, and publisher of the Document as given on its Title Page, then add an item describing the Modified Version as stated in the previous sentence.
- J. Preserve the network location, if any, given in the Document for public access to a Transparent copy of the Document, and likewise the network locations given in the Document for previous versions it was based on. These may be placed in the "History" section. You may omit a network location for a work that was published at least four years before the Document itself, or if the original publisher of the version it refers to gives permission.
- K. For any section Entitled "Acknowledgements" or "Dedications", Preserve the Title of the section, and preserve in the section all the substance and tone of each of the contributor acknowledgements and/or dedications given therein.
- L. Preserve all the Invariant Sections of the Document, unaltered in their text and in their titles. Section numbers or the equivalent are not considered part of the section titles.
- M. Delete any section Entitled "Endorsements". Such a section may not be included in the Modified Version.
- N. Do not retitle any existing section to be Entitled "Endorsements" or to conflict in title with any Invariant Section.
- O. Preserve any Warranty Disclaimers.

If the Modified Version includes new front-matter sections or appendices that qualify as Secondary Sections and contain no material copied from the Document, you may at your option designate some or all of these sections as invariant. To do this, add their titles to the list of Invariant Sections in the Modified Version's license notice. These titles must be distinct from any other section titles. You may add a section Entitled "Endorsements", provided it contains nothing but endorsements of your Modified Version by various parties—for example, statements of peer review or that the text has been approved by an organization as the authoritative definition of a standard.

You may add a passage of up to five words as a Front-Cover Text, and a passage of up to 25 words as a Back-Cover Text, to the end of the list of Cover Texts in the Modified Version. Only one passage of Front-Cover Text and one of Back-Cover Text may be added by (or through arrangements made by) any one entity. If the Document already includes a cover text for the same cover, previously added by you or by arrangement made by the same entity you are acting on behalf of, you may not add another; but you may replace the old one, on explicit permission from the previous publisher that added the old one.

The author(s) and publisher(s) of the Document do not by this License give permission to use their names for publicity for or to assert or imply endorsement of any Modified Version.

#### 5. COMBINING DOCUMENTS

You may combine the Document with other documents released under this License, under the terms defined in section 4 above for modified versions, provided that you include in the combination all of the Invariant Sections of all of the original documents, unmodified, and list them all as Invariant Sections of your combined work in its license notice, and that you preserve all their Warranty Disclaimers.

The combined work need only contain one copy of this License, and multiple identical Invariant Sections may be replaced with a single copy. If there are multiple Invariant Sections with the same name but different contents, make the title of each such section unique by adding at the end of it, in parentheses, the name of the original author or publisher of that section if known, or else a unique number. Make the same adjustment to the section titles in the list of Invariant Sections in the license notice of the combined work.

In the combination, you must combine any sections Entitled "History" in the various original documents, forming one section Entitled "History"; likewise combine any sections Entitled "Acknowledgements", and any sections Entitled "Dedications". You must delete all sections Entitled "Endorsements."

#### 6. COLLECTIONS OF DOCUMENTS

You may make a collection consisting of the Document and other documents released under this License, and replace the individual copies of this License in the various documents with a single copy that is included in the collection, provided that you follow the rules of this License for verbatim copying of each of the documents in all other respects.

You may extract a single document from such a collection, and distribute it individually under this License, provided you insert a copy of this License into the extracted document, and follow this License in all other respects regarding verbatim copying of that document.

#### 7. AGGREGATION WITH INDEPENDENT WORKS

A compilation of the Document or its derivatives with other separate and independent documents or works, in or on a volume of a storage or distribution medium, is called

an "aggregate" if the copyright resulting from the compilation is not used to limit the legal rights of the compilation's users beyond what the individual works permit. When the Document is included in an aggregate, this License does not apply to the other works in the aggregate which are not themselves derivative works of the Document.

If the Cover Text requirement of section 3 is applicable to these copies of the Document, then if the Document is less than one half of the entire aggregate, the Document's Cover Texts may be placed on covers that bracket the Document within the aggregate, or the electronic equivalent of covers if the Document is in electronic form. Otherwise they must appear on printed covers that bracket the whole aggregate.

8. TRANSLATION

Translation is considered a kind of modification, so you may distribute translations of the Document under the terms of section 4. Replacing Invariant Sections with translations requires special permission from their copyright holders, but you may include translations of some or all Invariant Sections in addition to the original versions of these Invariant Sections. You may include a translation of this License, and all the license notices in the Document, and any Warranty Disclaimers, provided that you also include the original English version of this License and the original versions of those notices and disclaimers. In case of a disagreement between the translation and the original version of this License or a notice or disclaimer, the original version will prevail.

If a section in the Document is Entitled "Acknowledgements", "Dedications", or "History", the requirement (section 4) to Preserve its Title (section 1) will typically require changing the actual title.

9. TERMINATION

You may not copy, modify, sublicense, or distribute the Document except as expressly provided for under this License. Any other attempt to copy, modify, sublicense or distribute the Document is void, and will automatically terminate your rights under this License. However, parties who have received copies, or rights, from you under this License will not have their licenses terminated so long as such parties remain in full compliance.

#### 10. FUTURE REVISIONS OF THIS LICENSE

The Free Software Foundation may publish new, revised versions of the GNU Free Documentation License from time to time. Such new versions will be similar in spirit to the present version, but may differ in detail to address new problems or concerns. See https://www.gnu.org/licenses/.

Each version of the License is given a distinguishing version number. If the Document specifies that a particular numbered version of this License "or any later version" applies to it, you have the option of following the terms and conditions either of that specified version or of any later version that has been published (not as a draft) by the Free Software Foundation. If the Document does not specify a version number of this License, you may choose any version ever published (not as a draft) by the Free Software Foundation.

#### ADDENDUM: How to use this License for your documents

To use this License in a document you have written, include a copy of the License in the document and put the following copyright and license notices just after the title page:

Copyright (C) year your name. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled ''GNU Free Documentation License''.

If you have Invariant Sections, Front-Cover Texts and Back-Cover Texts, replace the "with...Texts." line with this:

with the Invariant Sections being *list their titles*, with the Front-Cover Texts being *list*, and with the Back-Cover Texts being *list*.

If you have Invariant Sections without Cover Texts, or some other combination of the three, merge those two alternatives to suit the situation.

If your document contains nontrivial examples of program code, we recommend releasing these examples in parallel under your choice of free software license, such as the GNU General Public License, to permit their use in free software.

# OpenOCD Concept Index

## Α

$aarch 64\ldots \ldots 163$
$about\ldots\ldots\ldots 1$
adaptive clocking
ambiqmicro
apollo
Architecture Specific Commands 148
ARC 174
ARM 152
ARM semihosting 18, 153, 154
ARM11
ARM7 154
ARM9154, 155
ARM920T
ARM926ej-s 155
ARM966E 156
ARMv4
ARMv5
ARMv6
ARMv7
ARMv8
ARMv8-A
at91sam3
at91sam4
at91sam4l 101
at91samd
ath79
Atheros ath79 SPI driver
atsame5 101
atsamv 102
autoprobe

### В

board config file	22
breakpoint 14	45
bscan_spi	92

## $\mathbf{C}$

CFI
command line options $\dots \dots \dots 12$
commands
Common Flash Interface
config command 32
config file, board 22
config file, interface
config file, overview 16
config file, target
config file, user
configuration stage
Connecting to GDB 191
Core Specific Commands
Cortex-A

Cortex-M	
Cortex-R	159
CPU type	
CTI	

## D

DAP declaration	
DCC	154, 181
DesignWare SPI controller driver	
developers	
directory search	
disassemble	152, 163
dongles	5
dotted name	67
DW-SPI	

## $\mathbf{E}$

ETB 14	<b>1</b> 8
ETM 148, 16	32
event, reset-init 2	23
events 64, 69, 8	33

### $\mathbf{F}$

faq 199
fespi
Firmware recovery 190
flash configuration
flash erasing
flash programming 88
flash protection
flash reading
flash writing 88
FPGA
Freedom E SPI 97
FTDI

## G

GDB	. 34, 191
GDB configuration	34
GDB server	34
GDB target	75
Generic JTAG2SPI driver	92

### $\mathbf{H}$

halt	140
hwthread	196

### Ι

image dumping 144
image loading144
init_board procedure
init_target_events procedure
init_targets procedure 29
initialization 32
interface config file 37
IPDBG 187
IPDBG JTAG-Host server
ITM

## J

Jim Tcl	L
jrc	)
JTAG 1, 59	)
JTAG autoprobe	L
JTAG Commands 183	3
JTAG Route Controller	)
jtagspi	2

# $\mathbf{K}$

kinetis	105
$kinetis\_ke \dots \dots$	107

## $\mathbf{L}$

libdcc	181
Linux-ARM DCC support	181
logfile	. 12
lpcspifi	94

## $\mathbf{M}$

memory access	143
message level	140
microMIPS	168
MIPS32	168
MIPS64	168

## Ν

NAND	29
NAND erasing	
NAND programming 130, 13	31
NAND reading 12 NAND verification 13	31
NAND writing	

## 0

object command	80
OctoSPI	95

## $\mathbf{P}$

PLD	
port	. 33
printer port	5
profiling	147
Programming using GDB	193

# $\mathbf{Q}$

## $\mathbf{R}$

RAM testing	190
reset	140
Reset Configuration	. 61
reset-init handler	. 23
RPC	197
RPC Notifications	198
RPC trace output	198
RTCK 5, 60,	199
RTOS	196
RTOS Support	194

## $\mathbf{S}$

scan chain 66
security
Serial Vector Format
Serial Wire Debug 59
server
Single Wire Interface Module 59
SMI
SMP
SPI
SPIFI
STMicroelectronics
QuadSPI/OctoSPI Interface
STMicroelectronics Serial Memory Interface 94
stmqspi
stmqspi
stmsmi
stmsmi
stmsmi       94         str9xpec       125         SVF       186
stmsmi       94         str9xpec       125         SVF       186         SWD       59
stmsmi       94         str9xpec       125         SVF       186         SWD       59         SWD multi-drop       59
stmsmi       94         str9xpec       125         SVF       186         SWD       59         SWD multi-drop       59         SWIM       59
stmsmi       94         str9xpec       125         SVF       186         SWD       59         SWD multi-drop       59         SWIM       59         swm050       127

### $\mathbf{T}$

TAP1
TAP configuration
TAP declaration
TAP events
TAP naming convention
TAP state names
target config file 25
target events
target initialization 140
target type
target, current
target, list
Tcl 204
tcl 11
Tcl Scripting API 197
Tcl scripts
TCP port
TPIU
tracing 148, 160, 162, 181
translation
Transport

### U

USB Adapter 5
user config file 16
Using GDB as a non-intrusive
memory inspector 193
Utility Commands 190

### $\mathbf{V}$

variable names					. 23
$vector\_catch \ldots \ldots \ldots$	17,	155,	158,	159,	163
vector_table					158

### $\mathbf{W}$

watchpoint	$1^{4}$	45
wiggler		5

## $\mathbf{X}$

xcf	. 93
Xilinx Platform flash driver	. 93
Xilinx Serial Vector Format	186
XScale	156
XSVF	186

# Command and Driver Index

## \$

<pre>\$cti_name ack</pre>	
<pre>\$cti_name channel</pre>	
<pre>\$cti_name dump</pre>	
<pre>\$cti_name enable</pre>	152
<pre>\$cti_name read</pre>	152
<pre>\$cti_name testmode</pre>	152
<pre>\$cti_name write</pre>	152
<pre>\$dap_name apcsw</pre>	. 73
<pre>\$dap_name apid</pre>	. 73
<pre>\$dap_name apreg</pre>	. 73
<pre>\$dap_name apsel</pre>	
<pre>\$dap_name baseaddr</pre>	. 73
<pre>\$dap_name dpreg</pre>	. 73
<pre>\$dap_name info</pre>	. 73
\$dap_name memaccess	
<pre>\$dap_name nu_npcx_quirks</pre>	. 74
<pre>\$dap_name ti_be_32_quirks</pre>	
<pre>\$hub_name ipdbg start</pre>	
<pre>\$hub_name ipdbg stop</pre>	
<pre>\$hub_name queuing</pre>	
<pre>\$target_name arp_examine</pre>	
<pre>\$target_name arp_halt</pre>	
<pre>\$target_name arp_poll</pre>	
<pre>\$target_name arp_reset</pre>	
<pre>\$target_name arp_waitstate</pre>	
<pre>\$target_name catch_exc</pre>	
<pre>\$target_name cget</pre>	
<pre>\$target_name configure</pre>	
<pre>\$target_name curstate</pre>	
<pre>\$target_name debug_reason</pre>	
<pre>\$target_name eventlist</pre>	
<pre>\$target_name get_reg</pre>	
<pre>\$target_name invoke-event</pre>	
<pre>\$target_name mdb</pre>	
<pre>\$target_name mdd</pre>	
<pre>\$target_name mdd</pre>	
<pre>\$target_name mdw</pre>	
÷	
<pre>\$target_name mwb \$target_name mwd</pre>	
<pre>\$target_name mwd\$target_name mwh</pre>	
<pre>\$target_name mwn</pre>	
<pre>\$target_name mww \$target_name pauth</pre>	
<pre>\$target_name read_memory</pre>	
<pre>\$target_name set_reg</pre>	
<pre>\$target_name write_memory</pre>	
<pre>\$tpiu_name cget</pre>	
· · · · · ·	160
<pre>\$tpiu_name disable</pre>	162
<pre>\$tpiu_name enable</pre>	101

## Α

aarch64 cache_info	163
aarch64 dbginit	163
aarch64 disassemble	
aarch64 maskisr	
aarch64 smp	
adapter assert	
adapter deassert	
adapter driver	
adapter gpio [ tdo   tdi   tms   tck   trst	1
swdio   swdio_dir   swclk   srst   led [	'
gpio_number   -chip chip_number	
gpio_number   chip chip_number	
-active-high   -active-low   -push-pull -open-drain   -open-source   -pull-none	1
-pull-up   -pull-down   -init-inactive	
-init-active   -init-input ]]	
adapter list	
adapter name	. 38
adapter serial	
adapter speed	
adapter srst delay	
adapter srst pulse_width	
adapter usb location	38
add_help_text	147
add_script_search_dir	140
add_usage_text	147
addreg	
aduc702x	
am335xgpio	
am335xgpio speed_coeffs	
ambiqmicro	
ambiqmicro mass_erase	
ambiqmicro page_erase	
ambiqmicro program_otp	
amt_jtagaccel	
angie	
angleangle	
arc add-reg-type-flags	
arc add-reg-type-struct	
arc get-reg-field	175
arc jtag get-aux-reg	175
arc jtag get-core-reg	
arc jtag set-aux-reg	175
arc jtag set-core-reg	175
arc set-reg-exists	
arm core_state	152
arm disassemble	152
arm mcr	
arm mrc	153
arm reg	
arm semihosting	
	154
	153
	153
<b>U</b> =	-

$\texttt{arm semihosting\_read\_user\_param} \dots \dots 154$
$\texttt{arm semihosting\_redirect} \dots \dots 153$
$\texttt{arm semihosting\_resexit} \dots \dots 153$
arm-jtag-ew
arm11 memwrite burst158
$\texttt{arm11} \texttt{ memwrite error_fatal} \dots 158$
$\texttt{arm11 step_irq_enable} \dots \dots \dots \dots 159$
$\texttt{arm11} \texttt{vcr} \dots 159$
arm7_9 dbgrq $\dots$ 154
$arm7_9 dcc_downloads154$
$arm7_9 fast_memory_access154$
arm9 vector_catch $155$
$\texttt{arm920t} \ \texttt{cache\_info} \dots \dots \dots \dots \dots \dots \dots \dots 155$
arm920t cp15155
$\texttt{arm920t} \texttt{ read}_\texttt{cache} \dots \dots \dots \dots \dots \dots \dots \dots 155$
arm920t read_mmu $\dots 155$
arm926ejs cache_info $\dots 155$
arm966e cp15156
armjtagew_info 39
at91rm9200
at91sam3 $\dots$ 100
at91sam3 gpnvm $\dots 101$
at91sam3 gpnvm clear $\dots \dots \dots$
at91sam3 gpnvm set 101
at91sam3 gpnvm show $\dots \dots \dots$
at91sam3 info 101
at91sam3 slowclk 101
at91sam4101
at91sam41101
at91sam41 smap_reset_deassert 101
at91sam7 $\dots$ 103
at91sam7 gpnvm103
at91sam9132
at91sam9 ale
at91sam9 ce
at91sam9 cle
at91sam9 rdy_busy132
at91samd
at91samd bootloader $100$
at91samd chip-erase
at91samd dsu_reset_deassert
at91samd eeprom
at91samd nvmuserrow100
at91samd set-security
ath79
atsame5
atsame5 bootloader
atsame5 chip-erase
atsame5 dsu_reset_deassert 102
atsame5 userpage 102
atsamv 102
atsamv gpnvm
avr

#### В

bcm2835gpio
bcm2835gpio peripheral_base53
bcm2835gpio peripheral_mem_dev 52
bcm2835gpio speed_coeffs 52
bindto 140
bluenrg-x
bp
buspirate
buspirate led
buspirate mode
buspirate port
buspirate pullup 56
buspirate speed
buspirate vreg

### $\mathbf{C}$

#### $\mathbf{D}$

dap create
dap info
dap init
dap names
davinci
$\texttt{debug\_level} \dots \dots \dots 140$
$\texttt{debug\_reason} \dots \dots 142$
dmem
dmem ap_address_offset
dmem base_address $\ldots \ldots \ldots 58$
$\texttt{dmem device} \dots \dots$
dmem emu_ap_list 58

dmem emu_base_address_range
dmem info 58
dmem max_aps 58
drscan 183
du_select 168
dummy $\dots \dots \dots$
dump_image144
dw-spi

### $\mathbf{E}$

echo	140
efinix	137
efm32	104
eneispif	104
ep93xx	. 40
esirisc	
esirisc cache_arch	164
esirisc flash mass_erase	105
esirisc flash ref_erase	105
esirisc flush_caches	
esirisc hwdc	164
esirisc trace analyze	167
esirisc trace buffer	165
esirisc trace dump	167
esirisc trace fifo	165
esirisc trace flow_control	165
esirisc trace format	165
esirisc trace info	167
esirisc trace init	166
esirisc trace start	167
esirisc trace status	167
esirisc trace stop	167
esirisc trace trigger delay	166
0011100 01400 0116601 4014)	
esirisc trace trigger start	165
	165
esirisc trace trigger start	$\begin{array}{c} 165 \\ 166 \end{array}$
esirisc trace trigger start esirisc trace trigger stop	$165 \\ 166 \\ 180$
esirisc trace trigger start esirisc trace trigger stop esp apptrace	165 166 180 181
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	165 166 180 181 181
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	165 166 180 181 181 . 57
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	165 166 180 181 181 . 57 . 57
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	165 166 180 181 181 . 57 . 57 . 57
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	165 166 180 181 181 . 57 . 57 . 57
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	165 166 180 181 181 . 57 . 57 . 57 . 57 . 57
esirisc trace trigger start esirisc trace trigger stop esp apptrace	165 166 180 181 . 57 . 57 . 57 . 57 . 57 . 57 . 57 . 57
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	$165 \\ 166 \\ 180 \\ 181 \\ 181 \\ .57 \\ .57 \\ .57 \\ .57 \\ .57 \\ .57 \\ 151 $
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	$\begin{array}{c} 165\\ 166\\ 180\\ 181\\ 181\\ .\ 57\\ .\ 57\\ .\ 57\\ .\ 57\\ .\ 57\\ 151\\ 151\\ 151\end{array}$
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	$165 \\ 166 \\ 180 \\ 181 \\ 181 \\ .57 \\ .57 \\ .57 \\ .57 \\ .57 \\ .57 \\ 151 $
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	$\begin{array}{c} 165\\ 166\\ 180\\ 181\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\$
esirisc trace trigger start esp apptrace esp apptrace esp sysview	$\begin{array}{c} 165\\ 166\\ 180\\ 181\\ 181\\ .\ 57\\ .\ 57\\ .\ 57\\ .\ 57\\ .\ 57\\ 151\\ 151\\ 151\\ 150\\ 148\\ 150\end{array}$
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview_mcore esp_usb_jtag espusbjtag caps_descriptor espusbjtag chip_id espusbjtag setio espusbjtag tdo espusbjtag vid_pid etb etb config etb trigger_percent etm analyze etm dump etm image	$\begin{array}{c} 165\\ 166\\ 180\\ 181\\ 181\\ .\ 57\\ .\ 57\\ .\ 57\\ .\ 57\\ 151\\ 151\\ 151\\ 150\\ 148\\ 150\\ 150\end{array}$
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	$\begin{array}{c} 165\\ 166\\ 180\\ 181\\ 181\\ .57\\ .57\\ .57\\ .57\\ .57\\ 151\\ 151\\ 151\\ 150\\ 148\\ 150\\ 149 \end{array}$
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	$\begin{array}{c} 165\\ 166\\ 180\\ 181\\ 181\\ .57\\ .57\\ .57\\ .57\\ .57\\ 151\\ 151\\ 151\\ 150\\ 148\\ 150\\ 149\\ 150\end{array}$
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	$\begin{array}{c} 165\\ 166\\ 180\\ 181\\ 181\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\$
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	$\begin{array}{c} 165\\ 166\\ 180\\ 181\\ 181\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\$
esirisc trace trigger start esirisc trace trigger stop esp apptrace esp sysview	$\begin{array}{c} 165\\ 166\\ 180\\ 181\\ 181\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\ .\\$

etm trigger_debug	149
etm_dummy config	151
exit	139

#### $\mathbf{F}$

fast_load144
fast_load_image 144
fespi
find
flash bank
flash banks
flash erase_address
flash erase_check
flash erase_sector
flash fillb
flash filld
flash fillh
flash fillw
flash info
flash init
flash list
flash mdb
flash mdb
flash mdw
flash padded_value
flash probe
flash protect
flash read_bank
flash verify_bank
flash verify_image
flash write_bank
flash write_image
flush_count
fm3
fm4
ft232r
ft232r jtag_nums 43
ft232r restore_serial
ft232r srst_num
ft232r tck_num
ft232r tdi_num
ft232r tdo_num
ft232r tms_num
ft232r trst_num
ft232r vid_pid43
ftdi
ftdi channel
ftdi device_desc 41
ftdi get_signal42
ftdi layout_init 41
ftdi layout_signal 41
ftdi set_signal42
$\texttt{ftdi tdo\_sample\_edge} \dots \dots \dots 42$
ftdi vid_pid 41

## G

gatemate138gdb breakpoint_override34gdb flash_program34gdb memory_map35gdb port34gdb report_data_abort35gdb report_register_access_error35gdb save_tdesc35gdb target_description35
<b>.</b>
gdb save_tdesc
gdb target_description
gowin
gowin read_user 138
gowin refresh

### $\mathbf{H}$

halt
help
hla
hla command
hla device_desc
hla layout
hla stlink_backend50
hla vid_pid 50

## Ι

imx_gpio
init
<b>init_reset</b>
intel
intel set_bscan 138
$\verb"intel set_check_pos138"$
ipdbg create-hub 187
<b>irscan</b>
$\verb"itm port" \dots \dots \dots 162$
$\verb"itm ports162"$

#### J

jlink
jlink config 46
jlink config ip
jlink config mac46
jlink config reset46
jlink config targetpower46
jlink config usb
jlink config write46
jlink emucom read
jlink emucom write
jlink freemem
jlink hwstatus
jlink jtag 46
jlink targetpower 46

jlink usb 47
jtag arp_init65
jtag arp_init-reset65
jtag cget 69
jtag configure
jtag names 67
jtag newtap
jtag tapdisable70
jtag tapenable
jtag tapisenabled 71
jtag_dpi
jtag_dpi set_address56
jtag_dpi set_port 56
jtag_init
jtag_ntrst_assert_width63
jtag_ntrst_delay63
jtag_rclk
jtagspi
jtagspi always_4byte93
jtagspi cmd
jtagspi set

## K

kinetis 105
kinetis create_banks 106
kinetis disable_wdog 107
kinetis fcf_source 106
kinetis fopt 106
kinetis mdm check_security 106
kinetis mdm halt $106$
kinetis mdm mass_erase $\dots \dots \dots 106$
kinetis mdm reset $107$
kinetis nvm_partition106
kinetis_ke 107
kinetis_ke disable_wdog 107
kinetis_ke mdm check_security 107
kinetis_ke mdm mass_erase 107
kitprog 47
kitprog acquire_psoc 48
kitprog info 48
kitprog init_acquire_psoc 47

### $\mathbf{L}$

lattice	137
lattice read_status	137
lattice read_user	137
lattice refresh	137
lattice set_preload	137
lattice write_user	
linuxgpiod	. 54
linuxspidev	. 53
load_image	144
log_output	
lpc2000	107
<pre>lpc2000 part_id</pre>	108
lpc288x	108

lpc2900
lpc2900 password $\ldots \ldots 109$
lpc2900 read_custom $109$
lpc2900 secure_jtag 110
lpc2900 secure_sector $109$
lpc2900 signature 109
lpc2900 write_custom 109
lpc3180 133
lpc3180 select
lpcspifi

### $\mathbf{M}$

$\texttt{mdb} \dots \dots \dots \dots 144$
$\texttt{mdd} \dots \dots \dots \dots 144$
$\texttt{mdh} \dots \dots \dots \dots 144$
mdr
$\texttt{mdw} \dots \dots \dots \dots 144$
memTestAddressBus
memTestDataBus 190
memTestDevice 190
mips32 cp0 169
mips32 cpuinfo
mips32 dsp 169
mips32 ejtag_reg 169
mips32 scan_delay 169
mrvlqspi
ms
msp432 110
msp432 bsl 111
$\tt msp432\ mass\_erase\ldots\ldots 110$
mspm0111
<pre>mspm0_board_reset111</pre>
mspm0_factory_reset 112
mspm0_mass_erase 112
$\verb"mwb$
$\texttt{mwd} \dots \dots \dots \dots 144$
${\tt mwh}\ldots \ldots \ldots 144$
$\verb"mww$
mx3
mxc
mxc biswap 133

## Ν

nand check_bad_blocks131
nand device
nand dump 129
nand erase 130
nand info 132
nand init 33
nand list 129
nand probe 129
nand raw_access 132
nand verify
nand write 130
niietcm4 112
<pre>niietcm4 bflash_info_remap 112</pre>

<pre>niietcm4 driver_info 113</pre>
<pre>niietcm4 extmem_cfg 113</pre>
<pre>niietcm4 service_mode_erase 113</pre>
<pre>niietcm4 uflash_erase112</pre>
<pre>niietcm4 uflash_full_erase 112</pre>
<pre>niietcm4 uflash_protect 112</pre>
<pre>niietcm4 uflash_protect_check 112</pre>
<pre>niietcm4 uflash_read_byte 112</pre>
<pre>niietcm4 uflash_write_byte 112</pre>
noinit
npcx
nrf5
<b>nrf5</b> mass_erase 113

## 0

ocd_find 21
ocl
opendous 51
openjtag
openjtag device_desc 55
openjtag variant 55
openjtag vid_pid 55
orion

### $\mathbf{P}$

parport 48
parport cable
parport port
parport toggling_time 49
parport write_on_exit
pathmove
pic32mx
pic32mx pgm_word 114
pic32mx unlock
pld create 136
pld devices 136
pld init
pld load 136
poll
presto
profile
program
psoc4114
psoc4 flash_autoerase114
psoc4 mass_erase 114
psoc5lp
psoc5lp mass_erase 115
psoc5lp_eeprom 115
psoc5lp_nvl115
psoc6115
psoc6 mass_erase 116
psoc6 reset_halt 116

# $\mathbf{Q}$

qn908x	116
qn908x allow_brick	117
qn908x disable_wdog	117
qn908x mass_erase	118

## $\mathbf{R}$

rbp	
read_memory	141
reg	140
remote_bitbang	. 44
remote_bitbang host	. 44
remote_bitbang port	
remote_bitbang use_remote_sleep	. 44
reset	143
reset halt	143
reset init	143
reset run	143
reset_config	. 63
resume	142
riscv authdata_read	
riscv authdata_write	173
riscv dmi_read	174
riscv dmi_write	174
riscv expose_csrs	171
riscv expose_custom	
riscv info	171
riscv reset_delays	171
riscv resume_order	172
riscv set_command_timeout_sec	172
riscv set_ebreakm	173
riscv set_ebreaks	173
riscv set_ebreaku	
riscv set_enable_virt2phys	
riscv set_enable_virtual	
riscv set_ir	
riscv set_mem_access	
riscv set_reset_timeout_sec	
riscv smp	
riscv smp_gdb	
riscv use_bscan_tunnel	
rlink	
rp2xxx	
rp2xxx _switch_target	
rp2xxx rom_api_call	
rsl10	
rsl10 lock	
rsl10 mass_erase	119
rsl10 unlock	
rtck	
rtt channellist	146
rtt channels	
rtt polling_interval	
rtt server start	
rtt server stop	147
rtt setup	146
rtt start	146
	0

rtt stop	146
runAllMemTests	190
runtest	
rwp	145

## $\mathbf{S}$

s3c2410 134
s3c2412
s3c2440
s3c2443134
s3c6400
scan_chain
set_reg
shutdown
sim3x119
sim3x lock 119
sim3x mass_erase 119
sleep
$\texttt{soft\_reset\_halt} \dots \dots 143$
$\verb+spidev mode$
$\verb+spidev path53$
spidev queue_entries
st-link 50
$\texttt{st-link} \texttt{ backend} \dots \dots 51$
st-link cmd
$\texttt{st-link vid_pid} \dots \dots$
stellaris
stellaris recover 119
step
stm32f1x
stm32f1x lock 120
$\texttt{stm32f1x mass\_erase} \dots \dots 120$
stm32f1x options_load120
stm32f1x options_read120
stm32f1x options_write 120
stm32f1x unlock 120
stm32f2x
stm32f2x lock
stm32f2x mass_erase 121
stm32f2x optcr2_write121
stm32f2x options_read121
stm32f2x options_write 121
stm32f2x otp
stm32f2x unlock
stm32h7x
stm32h7x lock
stm32h7x mass_erase
stm32h7x option_read
stm32h7x option_write
stm32h7x unlock 122
stm3214x
stm3214x lock
stm3214x mass_erase
stm3214x option_load
stm3214x option_read124 stm3214x option_write124
STMS (14Y ODTION WRITE 12/
stm3214x option_witte

stm3214x trustzone 125
stm3214x unlock 124
stm3214x wrp_info 124
stm321x
stm321x lock 123
stm321x mass_erase 123
stm321x unlock
stmqspi
stmqspi cmd
stmqspi mass_erase
stmqspi set 96
stmsmi
str7x125
<pre>str7x disable_jtag125</pre>
str9x125
str9x flash_config 125
str9xpec
str9xpec disable_turbo 126
str9xpec enable_turbo126
str9xpec lock
str9xpec options_cmap126
str9xpec options_lvdsel 126
str9xpec options_lvdthd 126
str9xpec options_lvdwarn 127
str9xpec options_read127
str9xpec options_write 127
str9xpec part_id 126
str9xpec unlock 127
svf
swd newdap 59
swm050 127
swm050 mass_erase 127
swo
sysfsgpio

## $\mathbf{T}$

tap_select
target create
target current
target init 33
target names
target types
target_request debugmsgs 182
targets
tcl notifications 198
tcl port
tcl trace 198
$\texttt{telnet port} \dots \dots 34$
test_image145
$\texttt{tms470} \dots \dots 127$
<pre>tms470 flash_keyset 127</pre>
tms470 osc_megahertz 127
tms470 plldis 127
tpiu create 160
tpiu init
tpiu names 160
trace history

trace point	2
transport init	3
transport list	8
transport select	8

### U

ulink
usage
usb_blaster
usb_blaster firmware
usb_blaster lowlevel_driver $\dots 45$
usb_blaster pin45
usb_blaster vid_pid $45$
usbprog

### $\mathbf{V}$

vdebug
vdebug batching
vdebug bfm_path55
vdebug mem_path55
vdebug polling
vdebug server
verify_image 145
verify_image_checksum 145
verify_ircapture
verify_jtag184
version
virt2phys147
virtex2
virtex2 read_stat 136
virtex2 refresh 137
virtex2 set_instr_codes 137
virtex2 set_user_codes 137
virtual
vsllink 49

### $\mathbf{W}$

w600	127
wait_halt	142
wp	145
write_memory	141

7	Γ
7	١.
_	_

x86_32 idb 167
x86_32 idh 167
x86_32 idw 167
x86_32 iwb 168
x86_32 iwh 168
x86_32 iww
xcf
xcf ccb
xcf configure
xds11051
xds110 info 52
xds110 supply
xlnx_pcie_xvc 52
<pre>xlnx_pcie_xvc config 52</pre>
xmc1xxx 127
xmc4xxx
xmc4xxx flash_password 128
<pre>xmc4xxx flash_unprotect 128</pre>
xscale analyze_trace157
xscale cache_clean_address157
xscale cache_info 157
xscale cp15 157
xscale dcache
xscale debug_handler157

xscale dump_trace157
xscale icache $157$
xscale mmu
xscale trace_buffer158
xscale trace_image158
xscale vector_catch158
xscale vector_table158
xsvf
xtensa dm $\dots$ 179
xtensa exe
xtensa maskisr $\dots$ 178
xtensa perfmon_dump179
xtensa perfmon_enable179
xtensa set_permissive178
xtensa smpbreak $178$
xtensa tracedump 179
xtensa tracestart
xtensa tracestop 179
xtensa xtdef
xtensa xtmem
xtensa xtmmu
xtensa xtmpu
xtensa xtopt $\dots$ 177
xtensa xtreg $178$
xtensa xtregfmt $178$
xtensa xtregs